Why VLSI implementations of associative VLCNs require connection multiplexing
暂无分享,去创建一个
[1] Lawrence D. Jackel,et al. Artificial neural networks for computing , 1986 .
[2] Robert Hecht-Nielsen,et al. Performance Limits Of Optical, Electro-Optical, And Electronic Neurocomputers , 1986, Other Conferences.
[3] William J. Dally,et al. A VLSI Architecture for Concurrent Data Structures , 1987 .
[4] H. Graf,et al. A CMOS associative memory chip based on neural networks , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] John Mates,et al. Microarchitecture specification for the Analog Processor Node, APN , 1987 .
[6] Jim Bailey,et al. A VLSI interconnect structure for neural networks , 1988 .
[7] Terrence J. Sejnowski,et al. NETtalk: a parallel network that learns to read aloud , 1988 .
[8] Misha Mahowald,et al. A silicon model of early visual processing , 1993, Neural Networks.
[9] G. Lynch,et al. Cortical encoding of memory: Hypotheses derived from analysis and simulation of physiological learning rules in anatomical structures. , 1989 .
[10] J. I. Raffel,et al. A generic architecture for wafer-scale neuromorphic systems , 1990 .