Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology
暂无分享,去创建一个
Yue Lu | Elad Alon | Jaeduk Han | Kwangmo Jung | Nicholas Sutardja | E. Alon | Nicholas Sutardja | Jaeduk Han | Yue Lu | Kwangmo Jung
[1] Kenneth C. Smith,et al. Through the Looking Glass?The 2015 Edition: Trends in Solid-State Circuits from ISSCC , 2015, IEEE Solid-State Circuits Magazine.
[2] Yoshiyasu Doi,et al. A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.
[3] Christoph Scheytt,et al. Design and Measurement Techniques for an 80 Gb/s 1-Tap Decision Feedback Equalizer , 2014, IEEE Journal of Solid-State Circuits.
[4] W.J. Dally,et al. Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.
[5] Elad Alon,et al. A 12.8 GS/s Time-Interleaved ADC With 25 GHz Effective Resolution Bandwidth and 4.6 ENOB , 2014, IEEE Journal of Solid-State Circuits.
[6] Chih-Kong Ken Yang,et al. A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[7] Hiva Hedayati,et al. 3.3 A 0.5-to-32.75Gb/s flexible-reach wireline transceiver in 20nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[8] Daniel J. Friedman,et al. A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.
[9] Yue Lu,et al. Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.
[10] Christian Menolfi,et al. A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.
[11] Chih-Kong Ken Yang,et al. A 50–64 Gb/s Serializing Transmitter With a 4-Tap, LC-Ladder-Filter-Based FFE in 65 nm CMOS Technology , 2015, IEEE Journal of Solid-State Circuits.
[12] T.O. Dickson,et al. A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2008, IEEE Journal of Solid-State Circuits.
[13] E. Alon,et al. Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.
[14] Samuel Palermo,et al. 2.5 A 0.25pJ/b 0.7V 16Gb/s 3-tap decision-feedback equalizer in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[15] Elad Alon,et al. Design Techniques for a Mixed-Signal I/Q 32-Coefficient Rx-Feedforward Equalizer, 100-Coefficient Decision Feedback Equalizer in an 8 Gb/s 60 GHz 65 nm LP CMOS Receiver , 2014, IEEE Journal of Solid-State Circuits.
[16] Byungsub Kim,et al. A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[17] Alberto L. Sangiovanni-Vincentelli,et al. BAG: A designer-oriented integrated framework for the development of AMS circuit generators , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[18] R. Mooney,et al. An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[19] R. Mooney,et al. 8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew , 2005, IEEE Journal of Solid-State Circuits.
[20] Byungsub Kim,et al. A 10Gb/s compact low-power serial I/O with DFE-IIR equalization in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[21] Timothy O. Dickson,et al. A 20-Gb/s, 0.66-pJ/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[22] John Bulzacchelli,et al. A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[23] W. Walker,et al. A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[24] Jaeha Kim,et al. Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[25] Yue Lu,et al. A multi-GHz area-efficient comparator with dynamic offset cancellation , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[26] C. Werner,et al. Characterizing sampling aperture of clocked comparators , 2008, 2008 IEEE Symposium on VLSI Circuits.