An optimal power supply and body bias voltage for a ultra low power micro-controller with silicon on thin box MOSFET

Body bias control is an efficient means of balancing the trade-off between leakage power and performance especially for chips with silicon on thin buried oxide (SOTB), a type of FD-SOI technology. In this work, a method for finding the optimal combination of the supply voltage and body bias voltage to the core and memory is proposed and applied to a real micro-controller chip using SOTB CMOS technology. By obtaining several coefficients of equations for leakage power, switching power and operational frequency from the real chip measurements, the optimized voltage setting can be obtained for the target operational frequency. The power consumption lost by the error of optimization is 12.6% at maximum, and it can save at most 73.1% of power from the cases where only the body bias voltage is optimized. This method can be applied to the latest FD-SOI technologies.

[1]  Yasuhiro Ogasahara,et al.  SOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability , 2014 .

[2]  David Blaauw,et al.  Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3]  Kimiyoshi Usami,et al.  Measurement of the minimum energy point in Silicon on Thin-BOX(SOTB) and bulk MOSFET , 2015, EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon.

[4]  Hideharu Amano,et al.  Body bias control for a coarse grained reconfigurable accelerator implemented with Silicon on Thin BOX technology , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[5]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[6]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Hideharu Amano,et al.  A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology , 2014, 2014 IEEE COOL Chips XVII.

[8]  David Blaauw,et al.  Energy efficient near-threshold chip multi-processing , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[9]  Amano Hideharu,et al.  Power optimization of micro-controller with Sillicon on Thin Buried Oxide , 2013 .

[10]  Nobuyuki Sugii,et al.  Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET , 2010 .