Real-time implementation for reduced-complexity LDPC decoder in satellite communication

In this paper, it has proposed a real-time implementation of low-density paritycheck (LDPC) decoder with less complexity used for satellite communication on FPGA platform. By adopting a (2048, 4096) irregular quasi-cyclic (QC) LDPC code, the proposed partly parallel decoding structure balances the complexity between the check node unit (CNU) and the variable node unit (VNU) based on min-sum (MS) algorithm, thereby achieving less Slice resources and superior clock performance. Moreover, as a lookup table (LUT) is utilized in this paper to search the node message stored in timeshare memory unit, it is simple to reuse and save large amount of storage resources. The implementation results on Xilinx FPGA chip illustrate that, compared with conventional structure, the proposed scheme can achieve at last 28.6% and 8% cost reduction in RAM and Slice respectively. The clock frequency is also increased to 280MHz without decoding performance deterioration and convergence speed reduction.

[1]  Shu Lin,et al.  Near-Shannon-limit quasi-cyclic low-density parity-check codes , 2004, IEEE Trans. Commun..

[2]  Shiqiang Yang,et al.  Highly Scalable Parallel Arithmetic Coding on Multi-Core Processors Using LDPC Codes , 2012, IEEE Transactions on Communications.

[3]  Qinyu Zhang,et al.  Packets interleaving CCSDS file delivery protocol in deep space communication , 2011, IEEE Aerospace and Electronic Systems Magazine.

[4]  Daesun Oh,et al.  Optimally quantized offset min-sum algorithm for flexible LDPC decoder , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[5]  Jinghu Chen,et al.  Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..

[6]  Lingjun Kong,et al.  Design of good QC-LDPC codes without small girth in the p-plane , 2011 .

[7]  Shu Lin,et al.  Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Gaoqi Dou,et al.  Weighted symbol-flipping decoding algorithm for nonbinary LDPC codes with flipping patterns , 2011 .

[9]  Roxana Smarandache,et al.  Quasi-Cyclic LDPC Codes: Influence of Proto- and Tanner-Graph Structure on Minimum Hamming Distance Upper Bounds , 2009, IEEE Transactions on Information Theory.

[10]  Huang-Chang Lee,et al.  An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Ning Chen,et al.  Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  P. Supnithi,et al.  Serial Belief Propagation for The High-Rate LDPC Decoders and Performances in The Bit Patterned Media Systems With Media Noise , 2011, IEEE Transactions on Magnetics.

[13]  Shu Lin,et al.  Near Shannon limit quasi-cyclic low-density parity-check codes , 2004, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[14]  Valentin Savin,et al.  Self-corrected Min-Sum decoding of LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[15]  Guido Masera,et al.  Finite precision implementation of LDPC decoders , 2005 .

[16]  Qiuju Diao,et al.  Cyclic and Quasi-Cyclic LDPC Codes on Constrained Parity-Check Matrices and Their Trapping Sets , 2012, IEEE Transactions on Information Theory.

[17]  Gerald E. Sobelman,et al.  A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Alain Azoulay,et al.  Survey on the Future Aeronautical Communication System and Its Development for Continental Communications , 2013, IEEE Transactions on Vehicular Technology.

[19]  Gwan S. Choi,et al.  A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[20]  Zhongfeng Wang,et al.  Reduced-complexity column-layered decoding and implementation for LDPC codes , 2011, IET Commun..

[21]  A. Burg,et al.  Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[22]  Keshab K. Parhi,et al.  Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Hideki Imai,et al.  Quantum Error Correction Beyond the Bounded Distance Decoding Limit , 2010, IEEE Transactions on Information Theory.

[24]  Guido Masera,et al.  Implementation of a Flexible LDPC Decoder , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.