Automatic positioning of VLSI test structures with reference to an economic model