Implementation of OFDM modem for the physical layer of IEEE 802.11a standard based on Xilinx Virtex-II FPGA

A prototype design, which is based on the orthogonal frequency division multiplexing (OFDM) technique, is presented for the physical layer of the IEEE 802.11a standard. Implementation aspects of an OFDM modem on a Xilinx field programmable gate array (FPGA) are addressed. The system includes synchronization circuitry used for packet detection and time synchronization. The demonstrated design flow shows an approach to implementing and prototyping the architecture of a real-time base-band OFDM modem. This design is efficiently synthesized on a 0.15 /spl mu/m/0.12 /spl mu/m CMOS 8-layer metal process Virtex-II FPGA. The resulting hardware implementation is analyzed and simulated for a system clock speed of 72 MHz to verify adequate performance.

[1]  Manfred Glesner,et al.  Design of an efficient OFDM burst synchronization scheme , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Ramjee Prasad,et al.  OFDM for Wireless Multimedia Communications , 1999 .

[3]  L. Schwoerer VLSI suitable synchronization algorithms and architecture for IEEE 802.11a Physical Layer , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Donald C. Cox,et al.  Robust frequency and timing synchronization for OFDM , 1997, IEEE Trans. Commun..

[5]  Jack E. Volder The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..