A low power and memory efficient distributed arithmetic design and its DCT application

This paper presents a low power Distributed Arithmetic (DA) realization of cyclic convolution and its application to discrete cosine transform (DCT). We exploit DA technique, and the redundancy appeared in the rotated input data of cyclic convolution to realize the cyclic convolution by using the scheme of address morphing that converts the distribution of DA input address into a subset of it with minimal transition probability such that the memory sue and transition activity in the DA design can be minimized to achieve memory efficient as well as low power consumption. Regarding the DCT design, we exploit the symmetry property of DCT coefficients to reformulate the 1D DCT to two smaller perfect cyclic forms with difference and sum of the input samples, and then apply the proposed DA design to facilitate an efficient realization of I-D DCT. Furthermore, according to the property of signal correlation, we combine the MSB rejection technique with the proposed GDA design to further reduce the cycles of DA computation for the DCT outputs with the difference of input samples. As shown in the simulation result, the design with the proposed approach facilitates not only reducing the memory size, but also improving the power consumption significantly than the conventional one.

[1]  A. Chandrakasan,et al.  A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization , 1999, IEEE Journal of Solid-State Circuits.

[2]  K.K. Parhi,et al.  Power efficient FIR folding transformation for wireline digital communications , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[3]  Jun Rim Choi,et al.  A compatible DCT/IDCT architecture using hardwired distributed arithmetic , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Liang-Gee Chen,et al.  Low power 2D DCT chip design for wireless multimedia terminals , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  Sungho Kang,et al.  A Low-Power Implementation Scheme of Interpolation FIR Filters Using Distributed Arithmetic , 2003 .

[6]  吳安宇.  Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review , 1989 .

[7]  W. Siu,et al.  On the realization of discrete cosine transform using the distributed arithmetic , 1992 .

[8]  Chein-Wei Jen,et al.  A new group distributed arithmetic design for the one dimensional discrete Fourier transform , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Chein-Wei Jen,et al.  New distributed arithmetic algorithm and its application to IDCT , 1999 .

[10]  Srinivas Katkoori,et al.  Power optimization of combinational circuits by input transformations , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[11]  Nicolas Demassieux,et al.  Optimal VLSI architecture for distributed arithmetic-based algorithms , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[12]  Alan N. Willson,et al.  A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications , 1995, IEEE Trans. Circuits Syst. Video Technol..

[13]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[14]  Rainer Laur,et al.  On the comparison between architectures for the implementation of distributed arithmetic , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[15]  T. Xanthopoulos,et al.  A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization , 1999 .

[16]  Shih-Lien Lu,et al.  Low power design of two-dimensional DCT , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[17]  Chung-Yu Wu,et al.  A 0.5 mu A offset-free current comparator for high precision current-mode signal processing , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[18]  Jin-Gyun Chung,et al.  Efficient ROM size reduction for distributed arithmetic , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).