Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware

A library of layered protocol wrappers processes Internet packets in reconfigurable hardware. Collectively, the wrappers simplify and streamline the implementation of high-level networking functions by abstracting the operation of lower-level packet processing functions. The library synthesizes into field-programmable gate array (FPGA) logic and is utilized in a network platform called the field-programmable port extender (FPX). The library processes asynchronous transfer mode (ATM) cells, ATM adaptation layer 5 (AAL5) frames, Internet protocol (IP) messages, and user datagrarn protocol (UDP) packets directly in hardware. Applications can process data at several layers of the protocol stack using the library of wrappers discussed in this article. Layers are important for networks because they let applications abstract from above and below details of the network protocols. At the lowest layer, networks modify raw data passing between interfaces. At higher levels, the applications process variable length frames or IP packets.A network platform called the field-programmable port extender (FPX) streamlines and simplifies network transmission processing directly in hardware.

[1]  Michael John Sebastian Smith,et al.  Internet Connected FPL , 2000, FPL.

[2]  John W. Lockwood,et al.  The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX) , 2001 .

[3]  Fred Baker,et al.  Requirements for IP Version 4 Routers , 1995, RFC.

[4]  H. T. Kung,et al.  The design of nectar: a network backplane for heterogeneous multicomputers , 1989, ASPLOS 1989.

[5]  H. T. Kung,et al.  The design of nectar: a network backplane for heterogeneous multicomputers , 1989, ASPLOS III.

[6]  Michael John Sebastian Smith,et al.  Internet connected FPGAs , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[7]  Eric Hoffman,et al.  Transmission of Flow Labelled IPv4 on ATM Data Links Ipsilon Version 1.0 , 1996, RFC.

[8]  Guru M. Parulkar,et al.  The APIC approach to high performance network interface design: protected DMA and other techniques , 1997, Proceedings of INFOCOM '97.

[9]  John W. Lockwood,et al.  Field programmable port extender (FPX) for distributed routing and queuing , 2000, FPGA '00.

[10]  Marcel Waldvogel,et al.  Fast incremental CRC updates for IP over ATM networks , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[11]  John W. Lockwood,et al.  Reconfigurable Router Modules Using Network Protocol Wrappers , 2001, FPL.

[12]  John W. Lockwood,et al.  SRAM Programming SelectMap Interface EC EC VC VC Four Port Switch ccp Error Check VC VC Control Cell Asynchronous LineCardSwitch InterfaceCircuit Interface Processor Synch , 2001 .

[13]  David E. Taylor,et al.  Generalized RAD Module Interface Specification of the Field-programmable Port eXtender (FPX) Version 2.0 , 2001 .

[14]  Jonathan S. Turner,et al.  Design of a gigabit ATM switch , 1997, Proceedings of INFOCOM '97.

[15]  John W. Lockwood,et al.  Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.

[16]  John W. Lockwood.  Platform and methodology for teaching design of hardware modules in Internet routers and firewalls , 2001, Proceedings 2001 International Conference on Microelectronic Systems Education.

[17]  Martina Zitterbart,et al.  HeaRT: High Performance Routing Table Look up , 1997, ARCS.