Development of Filled Circle Drawing in High-Level Synthesis Oriented Game Programming Library

We are developing a high-level synthesizable software game library to realize high performance and low power mobile terminals executing game applications. High-level synthesis, HLS, is a technology that automatically converts software into hardware. Games developed by HLS oriented game software library are executed by high-speed and low-power hardware reconfigured on reconfigurable devices in mobile terminals. This paper develops a circle drawing processing as one of functions in HLS oriented game software library. We employ Michener's algorithm which is suitable for hardware implementation as a circle drawing algorithm because it just consists of simple integer operations. We also show the program description method so that HLS tool can convert the circle drawing processing based on Michener's algorithm to a good hardware module. The experiments evaluate the execution time and the amount of hardware of the hardware module HLS generated.

[1]  Jason Helge Anderson,et al.  LegUp: high-level synthesis for FPGA-based processor/accelerator systems , 2011, FPGA '11.

[2]  J. M. Mora-Gutiérrez,et al.  Multiradix Trivium Implementations for Low-Power IoT Hardware , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Swarup Bhunia,et al.  Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Shih-Hsiang Lin,et al.  Hardware Design of Low-Power High-Throughput Sorting Unit , 2017, IEEE Transactions on Computers.

[5]  Darshika G. Perera,et al.  Dynamic partial reconfigurable hardware architecture for principal component analysis on mobile and embedded devices , 2017, EURASIP J. Embed. Syst..

[6]  Fabrizio Ferrandi,et al.  Bambu: A modular framework for the high level synthesis of memory-intensive applications , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[7]  Vlad Mihai Sima,et al.  DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[8]  Debdeep Mukhopadhyay,et al.  Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications , 2017, Microprocess. Microsystems.