Concurrent error diagnosis in mesh array architectures based on overlapping H-processes
暂无分享,去创建一个
Unlike other methods for concurrent error detection and location (CED), the one proposed is not application specific and does not require fault free comparators and custom VLSI design for the processing cells. It is suitable for any algorithm that can be decomposed in block operations of the format ((a op/sup 1/ b) op/sup 2/ (c op/sup 3/ d)), where a, b, c, d are arbitrary operands and op/sup 1/, op/sup 2/, op/sup 3/ dyadic operators. The process of computing such an operation in a distributed and redundant way on an H-tree shaped sub-array is called an H-process. Many H-processes can overlap providing a general purpose mechanism for run-time fault tolerance in data driven mesh array architectures. Errors can be detected during normal operation. Suspected erroneous results can be masked while location is attempted. There is no need for retries. Diagnosis is achieved 'on the fly' without graceful degradation, upon detection.<<ETX>>
[1] Janak H. Patel,et al. Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.
[2] Mariagiovanna Sami,et al. Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .
[3] Jenq-Neng Hwang,et al. Wavefront Array Processors-Concept to Implementation , 1987, Computer.
[4] J.A. Abraham,et al. Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures , 1986, Proceedings of the IEEE.