Hybrid bonding of Cu/Sn microbump and adhesive with silica filler for 3D interconnection of single micron pitch

This paper describes hybrid bonding technology of Cu/Sn microbumps and adhesive with silica filler for three-dimensional (3D) interconnection of single-micron pitch. We fabricated bonding structure composed of 8-μm pitch Cu/Sn bumps and uncured adhesive with by using combination process of resin-chemical mechanical polishing (CMP) and O2/CHF3 plasma etching. Adhesive with silica filler is conventionally used for reduction of mechanical stress around microbumps by lowering CTE of underfill. With the bonding structure, the Cu/Sn microbumps and the adhesive were simultaneously bonded in N2 atmospheric pressure after surface treatment of Ar/H2 plasma irradiation. Results of scanning electron microscope (SEM) and scanning ion microscope (SIM) analyses show that Sn of microbumps was properly wetted on Cu film without resin and silica filler trapping. The adhesive was also bonded on Cu film in 6-μm gap between chips. The shear strength was 17.85 MPa. Therefore, proposed method is highly effective for hybrid bonding of single-micron pitch aimed at future ultra-high density 3D interconnection.

[1]  Michael A. Gaynes,et al.  Development of wafer level underfill materials and assembly processes for fine pitch Pb-free solder flip chip packaging , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[2]  Edmund J. Sprogis,et al.  Wafer-level 3D integration technology , 2008, IBM J. Res. Dev..

[3]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[4]  M. Koyanagi,et al.  Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.

[5]  Ching-Ping Wong,et al.  High performance no-flow underfills for low-cost flip-chip applications: material characterization , 1998 .

[6]  Sejin Han,et al.  Analysis of the flow of encapsulant during underfill encapsulation of flip-chips , 1997 .

[7]  Kuan-Neng Chen,et al.  Wafer-level 3D integration using hybrid bonding , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[8]  Cheng-Ta Ko,et al.  Wafer-level bonding/stacking technology for 3D integration , 2010, Microelectron. Reliab..

[9]  Manabu Bonkohara,et al.  Current Status of Research and Development for Three-Dimensional Chip Stack Technology , 2001 .

[10]  V. Moroz,et al.  Performanace and reliability analysis of 3D-integration structures employing Through Silicon Via (TSV) , 2009, 2009 IEEE International Reliability Physics Symposium.

[11]  A. Shigetou,et al.  Study on Hybrid Au–Underfill Resin Bonding Method With Lock-and-Key Structure for 3-D Integration , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[12]  The effect of filler on the solder connection for no-flow underfill , 2006, 56th Electronic Components and Technology Conference 2006.

[13]  C. Wong,et al.  Study and characterization on the nanocomposite underfill for flip chip applications , 2006, IEEE Transactions on Components and Packaging Technologies.

[14]  Katsuyuki Sakuma,et al.  Hybrid Au-Adhesive Bonding Using Planar Adhesive Structure for 3-D LSI , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[15]  Ching-ping Wong,et al.  Flip Chip Underfill: Materials, Process, and Reliability , 2009 .

[16]  T. Nonaka,et al.  Fine-pitch hybrid bonding with Cu/Sn microbumps and adhesive for high density 3D integration , 2014, 2014 International Conference on Electronics Packaging (ICEP).

[17]  T. Sakai,et al.  A New Flip-Chip Bonding Method Using Ultra-Precision Cutting of Metal/Adhesive Layers , 2008 .