Architecture Design of Computing Intensive SoCs

Most existing system-on-chip (SoC) architectures are for microprocessor-centric designs. They are not suitable for computing intensive SoCs, which have their own configurability, extendibility, performance, and data exchange characteristics. This paper analyzes these characteristics and gives design principles for computing intensive SoCs. Three architectures suitable for different situations are compared with selection criteria given. The architectural design of a high performance network security accelerator (HPNSA) is used to elaborate on the design techniques to fully exploit the performance potential of the architectures. A behavior-level simulation system is implemented with the C++ programming language to evaluate the HPNSA performance and to obtain the optimum system design parameters. Simulations show that this architecture provides high performance data transfer.

[1]  Vincent John Mooney,et al.  Automated bus generation for multiprocessor SoC design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jörg Würtz,et al.  Scheduling of Time-Triggered Real-Time Systems , 2000, Constraints.

[3]  Vincent John Mooney,et al.  A comparison of five different multiprocessor SoC bus architectures , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[4]  Hongyi Chen,et al.  An Improved AHB Bus Frame Adapted to a High-Performance Network Security Accelerator , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[5]  Michalis D. Galanis,et al.  Performance Improvements in Microprocessor Systems Utilizing a Coprocessor Data-Path , 2006, 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.