A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS

A fully-differential zero-crossing-based 10b 26 MS/s pipelined ADC in a 65 nm CMOS process is presented. Switched-capacitor overshoot correction is compatible with the differential topology and allows faster operation. A CMFB is engaged in the coarse phase for constant common-mode. The 0.33 mm2 ADC achieves 54.3 dB SNDR with a FOM of 161 fJ/step.

[1]  Paul R. Gray,et al.  A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[2]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[3]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[4]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8b 200MS/s Pipelined ADC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[6]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .