A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS
暂无分享,去创建一个
Soon-Kyun Shin | Hae-Seung Lee | Seung-Hoon Lee | Kyoung-Ho Moon | Jae-Whui Kim | Yong-Sang You | L. Brooks
[1] Paul R. Gray,et al. A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[2] Hae-Seung Lee,et al. Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.
[3] P. Gray,et al. A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .
[4] Hae-Seung Lee,et al. A Zero-Crossing-Based 8b 200MS/s Pipelined ADC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.
[6] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .