Through silicon via copper electrodeposition for 3D integration

Increasing demands for electronic devices with superior performance and functionality while reducing their sizes and weight has driven the semiconductor industry to develop more advanced packaging technologies. Among all different types of packaging technologies proposed, three-dimensional (3D) vertical integration using through silicon via (TSV) copper interconnect is currently considered one of the most advanced technologies in the semiconductor industry. This paper describes the different materials and processes applied for TSV, with focus on copper electrodeposition, the advantages as well as difficulties associated with this technology and approaches taken to overcome them. The effect of wafer design on process performance and throughput, including necessary process optimizations that are required for achieving void-free via filling while reducing the processing time, will be discussed.

[1]  Rozalia Beica,et al.  Copper electrodeposition for 3D integration , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.

[2]  W. Worwag,et al.  Copper Via Plating in Three Dimensional Interconnects , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[3]  Joungho Kim,et al.  Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  E. Jacobi,et al.  A German Version of the Extended Aberdeen Back Pain Scale: Development and Evaluation , 2006, Spine.

[5]  S. Oh,et al.  High-Aspect-Ratio Copper Via Filling Used for Three-Dimensional Chip Stacking , 2003 .

[6]  Jan Vardaman,et al.  3-D through-silicon via , 2007 .