Area and Energy Efficient Series Multilevel Cell STT-MRAMs for Optimized Read–Write Operations

With the inception of perpendicular magnetic anisotropy-based magnetic tunnel junction (PMTJ) devices, spin-transfer torque (STT) magnetic random access memory (MRAM) is considered as a promising candidate for low power high-density embedded memory applications. However, the single-level cell STT-MRAM did not create much impact due to its energy/area inefficiency, higher cost per bit, and unoptimized read/write operations in sub-50 nm regime. In this paper, a series multilevel cell (sMLC) STT-MRAM is proposed that offers higher array density with reliable and energy efficient read–write operations with minimum error rates at the lower supply voltage. A high-k dielectric metal gate-based gate-all-around vertical silicon nanowire is used to drive the sMLC. A unified model based on Verilog-A and HSPICE is employed to imitate the PMTJ device. The results of 2 bit sMLC designs demonstrate switching error probability much below $10^{-9}$ , and average write energy <2 pJ at the pulsewidth of 20 ns with a footprint area of 2F2 per bit (F is the feature size).

[1]  V. Javerliac,et al.  SPICE modelling of magnetic tunnel junctions written by spin-transfer torque , 2010 .

[2]  Jun Yang,et al.  Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors , 2012, DAC Design Automation Conference 2012.

[3]  Kang L. Wang,et al.  Interfacial Perpendicular Magnetic Anisotropy in Sub-20 nm Tunnel Junctions for Large-Capacity Spin-Transfer Torque Magnetic Random-Access Memory , 2017, IEEE Magnetics Letters.

[4]  K. Roy,et al.  Exploring variability and reliability of multi-level STT-MRAM cells , 2012, Device Research Conference.

[5]  Chilhee Chung,et al.  Novel 4F2 DRAM cell with Vertical Pillar Transistor(VPT) , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[6]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) array for yield enhancement , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  Guangyu Sun,et al.  PDS: Pseudo-differential sensing scheme for STT-MRAM , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[8]  Ali Sheikholeslami,et al.  A Multi-level Cell for STT-MRAM with Biaxial Magnetic Tunnel Junction , 2015, 2015 IEEE International Symposium on Multiple-Valued Logic.

[9]  M. Aoki,et al.  Novel highly scalable multi-level cell for STT-MRAM with stacked perpendicular MTJs , 2013, 2013 Symposium on VLSI Technology.

[10]  Xuanyao Fong,et al.  Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching , 2012, IEEE Transactions on Nanotechnology.

[11]  Yiran Chen,et al.  On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations , 2013, JETC.

[12]  Liesbet Van der Perre,et al.  STT-MRAM cell design with partial source line planes: improving the trade-off between area and series resistance , 2015, 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA).

[13]  C. P. Ravikumar,et al.  On-chip memory architecture exploration framework for DSP processor-based embedded system on chip , 2012, TECS.

[14]  Shoji Ikeda,et al.  Properties of magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure down to junction diameter of 11 nm , 2014 .

[15]  K. Roy,et al.  Physics-Based SPICE-Compatible Compact Model for Simulating Hybrid MTJ/CMOS Circuits , 2013, IEEE Transactions on Electron Devices.

[16]  Kang L. Wang,et al.  Low-power non-volatile spintronic memory: STT-RAM and beyond , 2013 .

[17]  Denny D. Tang,et al.  Magnetic Memory: Fundamentals and Technology , 2010 .

[18]  Yuan Xie,et al.  An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Zihao Tao,et al.  Two-transistor and two-magnetic-tunnel-junction multi-level cell structured spin-transfer torque magnetic random access memory with optimisations on power and reliability , 2016 .

[20]  Zhaohao Wang,et al.  DFSTT-MRAM: Dual Functional STT-MRAM Cell Structure for Reliability Enhancement and 3-D MLC Functionality , 2014, IEEE Transactions on Magnetics.

[21]  Kaushik Roy,et al.  Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Youguang Zhang,et al.  Read disturbance issue and design techniques for nanoscale STT-MRAM , 2016, J. Syst. Archit..

[23]  Patrick Ndai,et al.  Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Brajesh Kumar Kaushik,et al.  Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Chris H. Kim,et al.  A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[26]  Brajesh Kumar Kaushik,et al.  Novel 4F2 Buried-Source-Line STT MRAM Cell With Vertical GAA Transistor as Select Device , 2014, IEEE Transactions on Nanotechnology.

[27]  H. Ohno,et al.  Perpendicular-anisotropy CoFeB-MgO based magnetic tunnel junctions scaling down to 1X nm , 2014, 2014 IEEE International Electron Devices Meeting.

[28]  Youguang Zhang,et al.  Readability challenges in deeply scaled STT-MRAM , 2014, 2014 14th Annual Non-Volatile Memory Technology Symposium (NVMTS).

[29]  D. Ravelosona,et al.  A multi-level cell for STT-MRAM realized by capping layer adjustment , 2015, 2015 IEEE Magnetics Conference (INTERMAG).

[30]  Azadeh Davoodi,et al.  Flexible interconnect in 2.5D ICs to minimize the interposer's metal layers , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[31]  Weifeng Lv,et al.  Dynamic Dual-Reference Sensing Scheme for Deep Submicrometer STT-MRAM , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Kaushik Roy,et al.  Layout-aware optimization of stt mrams , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[33]  Kang L. Wang,et al.  Temperature dependence of the voltage-controlled perpendicular anisotropy in nanoscale MgO|CoFeB|Ta magnetic tunnel junctions , 2014 .

[34]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[35]  Xuanyao Fong,et al.  Multilevel Spin-Orbit Torque MRAMs , 2015, IEEE Transactions on Electron Devices.

[36]  Shoji Ikeda,et al.  RECENT PROGRESS OF PERPENDICULAR ANISOTROPY MAGNETIC TUNNEL JUNCTIONS FOR NONVOLATILE VLSI , 2012 .