A millimeter-wave CMOS low noise amplifier using transformer neutralization techniques

A single-ended neutralization technique is proposed for the designs of low noise amplifiers (LNA). A neutralized transformer which is located at the gate and drain terminal mitigates the intrinsic gate-drain feedback of transistor, thereby the gain and reverse isolation are increased. The neutralization can be optimized by adjusting the offset of primary and secondary of transformer inductors. Fabricated in a 65-nm bulk CMOS process, this prototype of LNA achieved small-signal gain of 9.4 dB and noise figure of 6.7 dB at 79GHz, while consuming 9.7 mW from a 1-V supply.

[1]  Minoru Fujishima,et al.  36mW 63GHz CMOS differential low-noise amplifier with 14GHz bandwidth , 2009, 2009 Symposium on VLSI Circuits.

[2]  Michael Boers,et al.  A 60GHz transformer coupled amplifier in 65nm digital CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Ali M. Niknejad,et al.  A layout-based optimal neutralization technique for mm-wave differential amplifiers , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  John R. Long,et al.  A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply , 2010, IEEE Journal of Solid-State Circuits.

[5]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[6]  B. Heydari,et al.  Millimeter-Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOS , 2007, IEEE Journal of Solid-State Circuits.