论文信息 - A scalable performance 32 b microprocessor

A scalable performance 32 b microprocessor

A RISC microprocessor core in a six-layer metal 0.18 /spl mu/m CMOS process implements the ARM/sup TM/ V.5TE instruction set. The microprocessor core is 16.77 mm/sup 2/ and dissipates 450 mW at 1.3 V, 600 MHz, scaling between 55 mW, 0.7 V and 200 MHz, and 1.55 W at 1.65 V and 800 MHz.

[1] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2] Steve Furber,et al. ARM System Architecture , 1996 .

[3] P. Bai,et al. A high performance 180 nm generation logic technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).