Test Vector Extraction Methodology For Power Integrity Analysis

In order to decrease performance pessimism due to supply voltage uncertainties in integrated circuits, detailed power integrity analysis is necessary. Knowing the worstcase voltage drop that the circuit will encounter is a step towards this goal. The voltage drop is input-dependent, which means the outcome depends on how the chip is used. In this thesis, methods to extract the worst-case clock cycle out of a microprocessor run-trace are developed. The methods considered are based on time-based power simulations, considering full-chip total power in several time-resolutions, frequency based approaches using FFT and wavelets, and the spatial locality of switching activity. SPICE voltage drop simulations are performed while considering R and L components of the power grid, as well as decoupling capacitance and the gate switching extracted from the run-trace. Results show that the voltage drops found when focusing on spatial locality exceed the previous worst-case for the chip design by a factor of 2. This method considers the worst-case power grid node, finding the time-instance where maximum power dissipation of its adjacent nodes coincides with the maximum power dissipation of the chip’s CPU core. Attempts at alleviating these sparse and localized large voltage drops are performed through the use of skew-spreading. This method is shown to decrease the largest voltage drop found by over 20%.

[1]  Malgorzata Marek-Sadowska,et al.  Clock skew optimization for ground bounce control , 1996, ICCAD 1996.

[2]  Roy D. Wallen,et al.  The Illustrated Wavelet Transform Handbook , 2004 .

[3]  Eby G. Friedman,et al.  Power Distribution Networks with On-Chip Decoupling Capacitors , 2007 .

[4]  David Blaauw,et al.  Static timing analysis considering power supply variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[5]  Farid N. Najm,et al.  Verification and Codesign of the Package and Die Power Delivery System Using Wavelets , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Lars Svensson,et al.  Supply voltage drop study considering on-chip self inductance of a 32-bit processor's power grid , 2009, 2009 IEEE Workshop on Signal Propagation on Interconnects.

[8]  Wheling Cheng,et al.  DesignCon 2009 Worst Case Switching Pattern for Core Noise Analysis , 2008 .

[9]  Margaret Martonosi,et al.  Wavelet analysis for microprocessor design: experiences with wavelet-based dI/dt characterization , 2004, 10th International Symposium on High Performance Computer Architecture (HPCA'04).

[10]  Luca Benini,et al.  Clock Skew Optimization for Peak Current Reduction , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[11]  Sreeram Chandrasekar,et al.  Dynamic voltage (IR) drop analysis and design closure: Issues and challenges , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[12]  P. Larsson-Edefors,et al.  Toward a systematic sensitivity analysis of on-chip power grids using factor analysis , 2007, 2007 IEEE Workshop on Signal Propagation on Interconnects.

[13]  Per Larsson-Edefors,et al.  Noise-Aware On-Chip Power Grid Considerations Using a Statistical Approach , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[14]  Arthur B. Yeh,et al.  A Modern Introduction to Probability and Statistics , 2007, Technometrics.

[15]  Shih-Hsu Huang,et al.  Minimizing peak current via opposite-phase clock tree , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[16]  Lars Svensson,et al.  Towards supply-grid-based derating of timing margins , 2009, 2009 IEEE Workshop on Signal Propagation on Interconnects.

[17]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .