A Low-Cost On-Chip Built-In Self-Test Solution for ADC Linearity Test

State-of-the-art analog-to-digital converter (ADC) built-in self-test (BIST) methods relax the test stimulus linearity but require a constant voltage shift during testing. A low-cost on-chip BIST solution with a modified R2R digital-to-analog converter (DAC) structure is developed as a signal generator and a voltage shift generator for ADC linearity test. The proposed DAC is a subradix-2 R2R DAC with a constant voltage shift generation capability. The subradix-2 architecture avoids positive voltage gaps caused by random mismatches, which relaxes the DAC matching requirements and reduces the design area. The DAC is fabricated in Taiwan Semiconductor Manufacturing Company (TSMC) 40-nm technology with a small area of 0.02 mm2. The matching of the 14-bit DAC is only at the 7-bit level. Measurement results show that it is capable of testing a 15-bit ADC accurately with 0.5 least-significant bit (LSB) estimation error.

[1]  E. Sanchez-Sinencio,et al.  Very linear ramp-generators for high resolution ADC BIST and calibration , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[2]  Chen Zhao,et al.  Stimulus generator for SEIR method based ADC BIST , 2009, Proceedings of the IEEE 2009 National Aerospace & Electronics Conference (NAECON).

[3]  Degang Chen,et al.  A High Constancy Rail-to-rail Level Shift Generator for SEIR-based BIST circuit for ADCs , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[5]  Hsin-Wen Ting,et al.  A segmented resistor-string DAC based stimulus generator for ADC linearity testing , 2018, 2018 7th International Symposium on Next Generation Electronics (ISNE).

[6]  Sule Ozev,et al.  An ADC-BiST Scheme Using Sequential Code Analysis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Degang Chen,et al.  Algorithm for dramatically improved efficiency in ADC linearity test , 2012, 2012 IEEE International Test Conference.

[8]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[9]  Jan Schat.  ADC test methods using an impure stimulus: A survey , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[10]  Salvador Mir,et al.  Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Randall L. Geiger,et al.  USER-SMILE: Ultrafast Stimulus Error Removal and Segmented Model Identification of Linearity Errors for ADC Built-in Self-Test , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Turker Kuyel.  Linearity testing issues of analog to digital converters , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Xu Zhang,et al.  High-constancy offset generator robust to CDAC nonlinearity for SEIR-based ADC BIST , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Degang Chen,et al.  Accurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal , 2005, IEEE Transactions on Instrumentation and Measurement.

[15]  Florence Azaïs,et al.  A low-cost adaptive ramp generator for analog BIST applications , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[16]  Nan Sun,et al.  Low-cost high-quality constant offset injection for SEIR-based ADC built-in-self-test , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Degang Chen,et al.  Ultrafast stimulus error removal algorithm for ADC linearity test , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[18]  Abhijit Chatterjee,et al.  Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Edgar Sanchez-Sinencio,et al.  On-chip ramp generators for mixed-signal BIST and ADC self-test , 2003, IEEE J. Solid State Circuits.

[20]  Degang Chen,et al.  An on-chip ADC BIST solution and the BIST enabled calibration scheme , 2017, 2017 IEEE International Test Conference (ITC).

[21]  B. D. Smith,et al.  Coding by Feedback Methods , 1953, Proceedings of the IRE.