Logic Performance of 40 nm InAs HEMTs
暂无分享,去创建一个
[1] Dae-Hyun Kim,et al. Logic Suitability of 50-nm $\hbox{In}_{0.7} \hbox{Ga}_{0.3}\hbox{As}$ HEMTs for Beyond-CMOS Applications , 2007, IEEE Transactions on Electron Devices.
[2] K. Rim,et al. Fabrication and analysis of deep submicron strained-Si n-MOSFET's , 2000 .
[3] Osama M. Nayfeh,et al. Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations , 2006, IBM J. Res. Dev..
[4] R. Chau,et al. Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.
[5] D. A. Antoniadis,et al. New insights into carrier transport in n-MOSFETs , 2002, IBM J. Res. Dev..