Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity

We introduce a novel sine-output Direct Digital Frequency Synthesizer (DDFS) architecture, optimized for hardware implementation, that achieves better than 60 dBc spectral purity from DC to the Nyquist frequency. Instead of a ROM, we use a hardware efficient phase-to-sine amplitude converter that approximates the first quadrant of the sine function with eight equal length piecewise linear segments. The converter's complexity is significantly reduced through careful selection of the segments' slopes and y-intercepts. The description of the synthesizer in VHDL requires less than 200 lines of code, and implementation in a X4000 series FPGA requires only 59 configurable logic blocks. The architecture is particularly suitable for low power wireless communications applications.

[1]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[2]  K.I. Palomaki,et al.  Direct digital frequency synthesizer architecture based on Chebyshev approximation , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[3]  B. Gold,et al.  A digital frequency synthesizer , 1971 .

[4]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[5]  H. Samueli,et al.  The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[6]  Amir M. Sodagar,et al.  A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation , 2001 .

[7]  V.F. Kroupa,et al.  Spurious signals in direct digital frequency synthesizers due to the phase truncation , 1999, Proceedings of the 1999 Joint Meeting of the European Frequency and Time Forum and the IEEE International Frequency Control Symposium (Cat. No.99CH36313).

[8]  D. Al-Khalili,et al.  ROM size reduction with low processing cost for direct digital frequency synthesis , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).

[9]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.

[10]  Hen-Wai Tsao,et al.  Pipeline direct digital frequency synthesiser using decomposition method , 2001 .

[11]  Venceslav F. Kroupa,et al.  Direct digital frequency synthesizers , 1998 .