High throughput Based Transceiver Design Using Convolutional Encoder and Viterbi Decoder

In digital communication system to reconstruct the data, designs with high throughput is required. Coding and decoding techniques are used in digital communication and satellite communication, to reduce the error rate during the data transmission. Convolutional encoder and Viterbi decoder are used in the proposed system. The Viterbi algorithm is used as the highest throughput design in digital signal processing. The Viterbi decoder is used in high speed implementation due to non -linearity and recursive. This paper will describe the concept of the Viterbi algorithm. The Viterbi algorithm (VA) is mainly employed to decode the convolutional codes. Encoder has less complexity than the decoder. So decoder has to be concentrated more. Viterbi decoder design is simulated using Verilog HDL in Modelsim 6.5b software.

[1]  Keshab K. Parhi,et al.  Minimal complexity low-latency architectures for Viterbi decoders , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[2]  Saurabh Kumar,et al.  Efficient implementation of Convolution Encoder and Viterbi Decoder , 2013, 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT).

[3]  A. Bhattacharya,et al.  Speed optimization of a FPGA based modified viterbi decoder , 2013, 2013 International Conference on Computer Communication and Informatics.

[4]  A. Beg,et al.  Performance analysis of Viterbi decoder using a DSP technique , 2004, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[5]  Dominique Noguet,et al.  A flexible processor for FFT and Viterbi algorithms , 2012, 2012 International Symposium on Communications and Information Technologies (ISCIT).

[6]  Rajesh Mehra,et al.  FPGA Implementation of Viterbi Decoder using Trace back Architecture , 2011 .

[7]  Mohamed El-Tanany,et al.  Low-complexity Viterbi decoder for convolutional codes in Class-A noise , 2012, 2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE).

[8]  Keshab K. Parhi,et al.  Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Keshab K. Parhi,et al.  Low-latency architectures for high-throughput rate Viterbi decoders , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Inkyu Lee,et al.  A new architecture for the fast Viterbi algorithm , 2003, IEEE Trans. Commun..