An Efficient Optimization Based Method to Evaluate the DRV of SRAM Cells

To reduce the substantial leakage current, the supply voltage of SRAM cells has being scaled down towards its lower limit, which is called the data Retention Voltage (DRV). Although the power consumption is largely reduced, this down-scaling trend, however, impacts the stability of the SRAM cell due to the unpredictable process or device parameter variations. In this work, we propose a novel method to evaluate the DRV of SRAM cells at the presence of variations. The DRV issue is first formulated as a time domain worst performance bound problem. To accurately and efficiently evaluate the DRV, a multi-start point (MSP) optimization strategy is then studied and developed with the use of practical circuit simulator. One feature of the proposed method is that it can efficiently evaluate the DRV without suffering from any process/model accuracy. Experiment results show that it achieves a speedup of 3 and 5-7 order over the Importance Sampling (IS) and Monte Carlo (MC) method respectively under the context of the DRV evaluation in this paper. The proposed method can serve as an efficient DRV evaluation tool on any specific technology process or in-house circuit simulator. In this work, the DRVs at the technology node from 130 nm to 45 nm under the influence of different variation sources are also presented and analyzed.

[1]  Lara Dolecek,et al.  Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[2]  Michael Bartholomew-Biggs,et al.  Nonlinear Optimization with Engineering Applications , 2008 .

[3]  Yiyu Shi,et al.  QuickYield: An efficient global-search based parametric yield estimation with performance constraints , 2010, Design Automation Conference.

[4]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[5]  Jaijeet S. Roychowdhury,et al.  An efficient, fully nonlinear, variability-aware non-monte-carlo yield estimation procedure with applications to SRAM cells and ring oscillators , 2008, 2008 Asia and South Pacific Design Automation Conference.

[6]  Mohab Anis,et al.  Adaptive sampling for efficient failure probability analysis of SRAM cells , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[7]  Mohab Anis,et al.  Leakage current variability in nanometer technologies , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[8]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[9]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[10]  Mohab Anis,et al.  Statistical Design of the 6T SRAM Bit Cell , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Xin Li,et al.  Efficient SRAM Failure Rate Prediction via Gibbs Sampling , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  Xuan Zeng,et al.  A Novel Optimization Method for Parametric Yield: Uniform Design Mapping Distance Algorithm , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Joan Figueras,et al.  Statistical analysis of 6T SRAM data retention voltage under process variation , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[15]  Rob A. Rutenbar,et al.  Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Hiroyuki Ochi,et al.  Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Rob A. Rutenbar,et al.  Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS , 2008, Proceedings of the IEEE.

[18]  Lara Dolecek,et al.  Breaking the simulation barrier: SRAM evaluation through norm minimization , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[19]  Stephen P. Boyd,et al.  Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.