Design and Optimization of 64-Bit Carry Select Adder using TG Technology
暂无分享,去创建一个
[1] Priyanka Joshi,et al. Analysis of Low Power, Area- Efficient and High Speed Fast Adder , 2013 .
[2] Veena V Nair. Modified Low-Power and Area-Efficient Carry Select Adder using D-Latch , 2013 .
[3] James B. Kuo,et al. A high-speed conditional carry select (CCS) adder circuit with a successively incremented carry number block (SICNB) structure for low-voltage VLSI implementation , 2000 .
[4] Bhavana P. Shrivastava,et al. Low-Power and High Speed Carry Select Adder , 2013 .
[5] I-Chyn Wey,et al. An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term , 2012 .
[6] G. Swarna Manjari,et al. Carry Select Adder Low Power and Area-Efficient , 2015 .
[8] Basant K. Mohanty,et al. Area–Delay–Power Efficient Carry-Select Adder , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.