A study and comparison of full adder cells based on the standard static CMOS logic

An overview of the performance of 1-bit full adder cells based on the main standard static logic styles and in depth examination of the advantages and limitations of each of them with respect to speed and power dissipation are presented. A comparison is performed in a wide range of main static logic styles. Six 1-bit full adder circuits based on these logic styles are chosen for the extensive evaluation. These circuits were redesigned at the transistor-level in a standard 0.18 /spl mu/m CMOS process technology and comparison reported here uses HSPICE simulations to assess their performance. Realistic circuit arrangements are used to demonstrate the performance of each 1-bit full adder cell. The work presented in this paper gives a quantitative comparison of the adder cell performance. The results rearranged the previous full adder cell ranking.

[1]  Takayasu Sakurai,et al.  A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[3]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[5]  Gerald E. Sobelman,et al.  A new low-voltage full adder circuit , 1997, Proceedings Great Lakes Symposium on VLSI.

[6]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[7]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[8]  M.A. Bayoumi,et al.  A structured approach for designing low power adders , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[9]  T. Nishida,et al.  Pass transistor based gate array architecture , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..