A novel low power low voltage full adder cell

The power-delay product is a direct measurement of the energy expended per operational cycle of an arithmetic circuit. Lowering the supply voltage of the full adder cell to achieve low power-delay product is a sensible approach to dramatically improve the power efficiency at sustainable speed of arithmetic circuits composed of such instances at high level design. In this paper, a novel design of a low power 1-bit full adder cell is proposed where the simultaneous generation of XOR and XNOR outputs by pass logic is exploited but with swing restoration circuit added to make ultra low voltage operation down to 0.5 V feasible. A novel complementary CMOS carry generation circuit is devised to produce full-swing and balanced outputs with strong drivability. Simulation results show that our full adder circuit outstrips many latest designs in energy efficiency and has the lowest power-delay product over a wide range of voltages among several low power adder cells of different CMOS logic styles.

[1]  E. Abu-Shama,et al.  A new cell for low power adders , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[4]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[6]  G. M. Blair.  Designing low-power digital CMOS , 1994 .

[7]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[8]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[9]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).