Reversible logic synthesis of boolean functions using functional decomposition

Reversible logic circuits are one of the solutions to the problem of conventional microelectronic technology reaching its limits. Unfortunately, efficient reversible system design requires different approaches than conventional solutions; the current methods of reversible function synthesis have certain limitations, including their complexity and scalability. This paper presents the application of functional decomposition, developed for conventional logic synthesis, as a potentially crucial step in synthesis of reversible logic. A decomposition of a Boolean function into a network of smaller sub-functions, subsequently synthesized into reversible blocks and composed into a reversible system, often yields better results than direct reversible synthesis of the original Boolean function. The experimental results presented in this paper demonstrate the potential of the proposed approach.

[1]  Mozammel H. A. Khan,et al.  Multi-Output ESOP Synthesis with Cascades of New Reversible Gate Family , 2003 .

[2]  Mariusz Rawski,et al.  Significance of Logic Synthesis in FPGA-Based Design of Image and Signal Processing Systems , 2008 .

[3]  Stefan Frehse,et al.  RevKit: An Open Source Toolkit for the Design of Reversible Circuits , 2011, RC.

[4]  Gerhard W. Dueck,et al.  Techniques for the synthesis of reversible Toffoli networks , 2006, TODE.

[5]  Tadeusz Luba,et al.  Functional Decomposition and Its Applications in Machine Learning and Neural Networks , 2001, Int. J. Comput. Intell. Appl..

[6]  Pawel Kerntopf,et al.  A new heuristic algorithm for reversible logic synthesis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Christoph Scholl Functional decomposition with applications to FPGA synthesis , 2001 .

[8]  E. Lutz,et al.  Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.

[9]  Mariusz Rawski,et al.  Application of Parallel Decomposition for Creation of Reduced Feed-Forward Neural Networks , 2007, RSEISP.

[10]  Robert Wille,et al.  Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition , 2010, 2010 5th International Design and Test Workshop.

[11]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Alex Brodsky Reversible Circuit Realizations of Boolean Functions , 2004, IFIP TCS.

[13]  Robert Wille,et al.  BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[14]  Tadeusz Luba,et al.  Decomposition of Boolean Functions Specified by Cubes , 2003, J. Multiple Valued Log. Soft Comput..

[15]  Niraj K. Jha,et al.  An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Robert Wille,et al.  Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  M. Thornton,et al.  ESOP-based Toffoli Gate Cascade Generation , 2007, 2007 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.