A low stress bond pad design optimization of low temperature solder interconnections on TSVs for MEMS applications

In new applications (such as MEMS, bio-MEMS), vertical integration requires a low processing temperature below 200°C to bond these devices without degrading their performance. Low temperature bonds are thin intermetallic compounds (IMCs) bonds that are formed between devices when plated layers of different metals on each side of the component come into contact under relatively low temperature and high pressure. These joints comprised completely of IMCs, will fail in a sudden unexpected manner, as compared to normal solder joints, which fail in a ductile manner, where cracks grow more slowly. This problem of weak interconnects is further exacerbated when these thin interconnections are formed on pads located above TSVs. In this paper, a novel bond pad (which decouples the interconnection from the TSV) has been designed and simulated to reduce the joint stress. Low temperature bonding technology was demonstrated using Au/In/Sn alloy solder at a low temperature below 200°C forming robust IMC joint with high re-melting temperature (>; 400°C), so that after bonding, the IMC joints can withstand the subsequent processes without any degradation. Actual bonded samples were built in order to compare the proposed low stress pad design with the conventional pad design. Shear test shows improvement in shear strength with the proposed pad design. Finally, finite element modeling has also been carried out again to understand how the proposed low stress pad design is extensible to the small diameter TSVs. The results show that the proposed pad design with TSV diameter less than 4 μm does not show much stress reduction and therefore may not be required.

[1]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[2]  V. Lee,et al.  Development of 3D silicon module with TSV for system in packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[3]  John H. Lau,et al.  Development of novel intermetallic joints using thin film indium based solder by low temperature bonding technology for 3D IC stacking , 2009, 2009 59th Electronic Components and Technology Conference.

[4]  P. De Moor,et al.  Sloped Through Wafer Vias for 3D Wafer Level Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[5]  K. Vaidyanathan,et al.  Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps , 2008, 2008 58th Electronic Components and Technology Conference.

[6]  Heeseok Lee,et al.  Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[7]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[8]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[9]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[10]  K. Soejima,et al.  A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[11]  E. Beyne,et al.  Analysis of the Induced Stresses in Silicon During Thermcompression Cu-Cu Bonding of Cu-Through-Vias in 3D-SIC Architecture , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[12]  John H. Lau,et al.  Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package , 2009, 2009 59th Electronic Components and Technology Conference.

[13]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[14]  T. Kurihara,et al.  Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring , 2008, 2008 58th Electronic Components and Technology Conference.

[15]  B. Dang,et al.  3D Chip Stacking Technology with Low-Volume Lead-Free Interconnections , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.