Effects of Slurry in Cu Chemical Mechanical Polishing (CMP) of TSVs for 3-D IC Integration

In this paper, the optimization of Cu chemical-mechanical polishing (CMP) performance (dishing) for the removal of thick Cu-plating overburden due to Cu plating for deep through silicon via (TSV) in a 300-mm wafer is investigated. Moreover, backside isolation oxide CMP for TSV Cu exposure is examined. To obtain a minimum Cu dishing on the TSV region, a proper selection of Cu slurries is proposed for the current two-step Cu-polishing process. First, a bulk of Cu is removed with the slurry of high Cu removal rate and second, the Cu surface is planarized with the slurry of high Cu passivation capability. The Cu dishing can be improved up to 97% for the 10-μm-diameter TSVs on a 300-mm wafer. The dishing/erosion of the metal/oxide can be reduced with respect to a correspondingly optimized Cu-plating overburden for TSVs and redistribution layers. Cu metal dishing can be drastically reduced once the Cu overburdens are increased to a critical thickness. For backside isolation oxide CMP for TSV Cu exposure, the results show that the Cu studs of TSVs with a larger TSV diameter still keep in a plateau-like shape after CMP.

[1]  V. Kripesh,et al.  Cu via Exposure by Backgrinding for TSV Applications , 2007, 2007 9th Electronics Packaging Technology Conference.

[2]  D. Malta,et al.  Integrated process for defect-free copper plating and chemical-mechanical polishing of through-silicon vias for 3D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[3]  J. Knickerbocker,et al.  Novel adhesive development for CMOS-compatible thin wafer handling , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[4]  Qing Xin Zhang,et al.  Application of piezoresistive stress sensors in ultra thin device handling and characterization , 2009 .

[5]  A. Jourdain,et al.  Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[6]  Eric Beyne,et al.  Metrology and inspection for process control during bonding and thinning of stacked wafers for manufacturing 3D SIC's , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  Kazumasa Tanida,et al.  Development of less expensive process technologies for three-dimensional chip stacking with through-vias , 2004 .

[8]  J. H. Lau,et al.  How to select adhesive materials for temporary bonding and de-bonding of 200mm and 300mm thin-wafer handling for 3D IC integration? , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[9]  Shan Gao,et al.  Novel thinning/backside passivation for substrate coupling depression of 3D IC , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[10]  Bing Dang,et al.  CMOS compatible thin wafer processing using temporary mechanical wafer, adhesive and laser release of thin chips/wafers for 3D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[11]  R. Beica,et al.  Through silicon via copper electrodeposition for 3D integration , 2008, Electronic Components and Technology Conference.

[12]  Shan Gao,et al.  Advanced wafer thinning and handling for through silicon via technology , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[13]  Vempati Srinivasa Rao,et al.  TSV interposer fabrication for 3D IC packaging , 2009, 2009 11th Electronics Packaging Technology Conference.