Embedded test solution as a breakthrough in reducing cost of test for system on chips

The cost of test for SoCs (system-on-chips) is tremendous, especially for large and complex designs. Although the high price of ATE (Automatic Test Equipment) is recognized as the primary contributor of test cost, and is therefore most highlighted, high test costs are also caused by factors related to engineering flows ranging from design to manufacturing. In this paper, the discussion will focus on test cost reduction, with all such factors taken into account. A potential difficulty in this discussion is that it is generally difficult to achieve higher quality and lower cost at the same time. In working with several leading edge semiconductor companies in the United States and Japan, the authors have observed and analyzed the whole picture of current flows in design and manufacturing test, including quantitative study of the cost of test. Based upon the results of this analysis, a proposed solution is analyzed, based upon effectiveness in achieving two goals: higher quality and lower costs.

[1]  Stephen Pateras,et al.  Bridging the gap between embedded test and ATE , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Qing Lin,et al.  Use of BIST in Sun Fire/sup TM/ servers , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Stephen K. Sunter,et al.  A simplified polynomial-fitting algorithm for DAC and ADC BIST , 1997, Proceedings International Test Conference 1997.

[6]  Hans G. Kerkhoff,et al.  Tackling test trade-offs from design, manufacturing to market using economic modeling , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Paul H. Bardell,et al.  Parallel Pseudorandom Sequences for Built-In Test , 1984, ITC.

[8]  Michinobu Nakao,et al.  A BIST approach for very deep sub-micron (VDSM) defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  Tony Ambler,et al.  Economics of electronic design, manufacture, and test , 1994 .