Towards formal verification on the system level

Due to increasing design complexity and intensive reuse of components, verifying the correctness of circuits and systems becomes a more and more important factor. In the meantime, in many projects up to 80% of the overall design costs are caused by verification and by this, checking the correct behavior becomes the dominating factor. Formal verification has been proposed as a promising alternative to simulation and has become a standard in many flows. In this paper, existing approaches are reviewed and recent trends for system level verification are outlined. To demonstrate the techniques SystemC is used as a system level description language. Beside the successful applications a list of challenging problems is provided. This gives a better understanding of current problems in hardware verification and shows directions for future research.

[1]  Rolf Drechsler,et al.  On the relation between SAT and BDDs for equivalence checking , 2002, Proceedings International Symposium on Quality Electronic Design.

[2]  Fabrizio Ferrandi,et al.  Functional verification for SystemC descriptions using constraint solving , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  E. Clarke,et al.  Symbolic model checking using SAT procedures instead of BDDs , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[4]  Rolf Drechsler,et al.  Evolutionary Algorithms for Embedded System Design , 2002, Genetic Algorithms and Evolutionary Computation.

[5]  Malay K. Ganai,et al.  Circuit-based Boolean reasoning , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Rolf Drechsler.  Formal Verification of Circuits , 2000, Springer US.

[7]  Gila Kamhi,et al.  Efficient Debugging in a Formal Verification Environment , 2001, CHARME.

[8]  Edmund M. Clarke,et al.  Sequential circuit verification using symbolic model checking , 1991, DAC '90.

[9]  Rolf Drechsler,et al.  Advanced Formal Verification , 2004 .

[10]  Dominik Stoffel,et al.  Cost-efficient block verification for a UMTS up-link chip-rate coprocessor , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Sharad Malik,et al.  Limits of Using Signatures for Permutation Independent Boolean Comparison , 2002, Formal Methods Syst. Des..

[12]  Rolf Drechsler,et al.  RTL-datapath verification using integer linear programming , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[13]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[14]  Rolf Drechsler,et al.  Formal verification of LTL formulas for SystemC designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[15]  Timothy Kam,et al.  Coverage estimation for symbolic model checking , 1999, DAC '99.

[16]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models , 2000 .

[17]  R. Damiano,et al.  Symbolic RTL simulation , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[18]  Rolf Drechsler,et al.  Checkers for SystemC designs , 2004, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04..

[19]  Wolfgang Rosenstiel,et al.  Simulation-guided property checking based on multi-valued AR-automata , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[20]  Robert B. Jones.  Symbolic Simulation Methods for Industrial Formal Verification , 2002 .

[21]  Robert P. Kurshan,et al.  A Practical Approach to Coverage in Model Checking , 2001, CAV.

[22]  Jiang Long,et al.  Smart simulation using collaborative formal and simulation engines , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[23]  Jacob A. Abraham,et al.  Abstraction Techniques for Validation Coverage Analysis and Test Generation , 1998, IEEE Trans. Computers.

[24]  Rolf Drechsler,et al.  Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment , 2002 .

[25]  Prakash Rashinkar.  System-On-A-Chip verification , 2001 .

[26]  Rolf Drechsler.  Synthesizing checkers for on-line verification of System-on-Chip designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[27]  Yu-Chin Hsu,et al.  Advanced techniques for RTL debugging , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[28]  Harry Foster,et al.  Principles of verifiable RTL design , 2000 .

[29]  Rolf Drechsler,et al.  Binary decision diagrams in theory and practice , 2001, International Journal on Software Tools for Technology Transfer.

[30]  Bob Bentley,et al.  Validating the Intel(R) Pentium(R) 4 microprocessor , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).