A self-timed divider using a new fast and robust pipeline scheme

This paper investigates the potential of self-timed property of differential cascode voltage switch logic (DCVSL) circuits, and examines architectural techniques for achieving self-timing in DCVSL circuits. As a result, a fast and robust handshake scheme for dynamic asynchronous circuit design is proposed. It is novel and more general than other similar schemes. The proposed self-timed datapath scheme is verified by an 8-bit divider which is implemented using AMS 0.6-/spl mu/m CMOS technology, and the chip size is about 1.66 mm/spl times/1.70 mm. The chip testing results show that the divider functions correctly and the latency for 8-bit quotient-digit generation is 17 ns (about 58.8 MHz).

[1]  Gensoh Matsubara,et al.  A low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuit , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[2]  Kenneth Y. Yun,et al.  Practical advances in asynchronous design , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[3]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[4]  Mark Horowitz,et al.  A zero-overhead self-timed 160-ns 54-b CMOS divider , 1991 .