Capacitance Based Low Power ALU Design and Implementation on 28nm FPGA

In this work, capacitance and technology scaling is used for further reduction in IOs power. On 40nm technology and 10 GHz operating frequency, there is 4.59%, 9.38%, 13.97% and 18.76% reduction in IOs power when capacitance change from 5pF to 4pF, 3pF, 2pF and 1pF respectively. On 28nm technology and 10 GHz operating frequency, there is 5.54%, 11.32%, 16.86%, and 20.72% reduction in IOs power when capacitance changes from 5pF to 4pF, 3pF, 2pF and 1pF respectively. There is 17.16% and 17.99% reduction in power on 5pF and 4pF capacitance respectively on 10 GHz. There is 18.94%, 19.95% and 19.16% reduction in power on 3pF, 2pF and 1pF capacitance respectively on 10GHz. Target Device is Virtex-6 for 40nm and Artix-7 for 28nm.

[1]  Manisha Pattanaik,et al.  Performance Analysis of 90nm Look Up Table (LUT) for Low Power Application , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[2]  Omar S. Elkeelany,et al.  Reconfigurable wireless stand-alone platform for Electrical Capacitance Tomography , 2009, 2009 IEEE Symposium on Computational Intelligence in Control and Automation.

[3]  Manisha Pattanaik,et al.  Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology , 2011, Circuits Syst..

[4]  Bishwajeet Pandey,et al.  Clock Gating Aware Low Power ALU Design and Implementation on FPGA , 2013 .

[5]  Jason Helge Anderson,et al.  An integer programming placement approach to FPGA clock power reduction , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[6]  Rosario Mita,et al.  Gated-Clock Design of Linear-Feedback Shift Registers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Juan Suardíaz Muro,et al.  Rapid prototyping of a self-timed ALU with FPGAs , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[8]  Moon Ho Lee,et al.  Synthesis of VHDL code for FPGA design flow using Xilinx PlanAhead tool , 2012, International Conference on Education and e-Learning Innovations.

[9]  Zhihua Wang,et al.  Low-voltage and high-speed FPGA I/O cell design in 90nm CMOS , 2009, 2009 IEEE 8th International Conference on ASIC.

[10]  A. Chandrakasan,et al.  Demonstration of a Subthreshold FPGA Using Monolithically Integrated Graphene Interconnects , 2013, IEEE Transactions on Electron Devices.

[11]  Deog-Kyoon Jeong,et al.  A Multidrop Bus Design Scheme With Resistor-Based Impedance Matching on Nonuniform Impedance Lines , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Manisha Pattanaik,et al.  Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA , 2013 .

[13]  Li Li,et al.  Activity-driven optimised bus-specific-clock-gating for ultra-low-power smart space applications , 2011, IET Commun..