Ultra compact and low-power TDC and TAC architectures for highly-parallel implementation in time-resolved image sensors

We report on the design and characterization of three different architectures, namely two Time-to- Digital Converters (TDCs) and a Time-to-Amplitude Converter (TAC) with embedded analog-to-digital conversion, implemented in a 130-nm CMOS imaging technology. The proposed circuit solutions are conceived for implementation at pixel-level, in image sensors exploiting Single-Photon Avalanche Diodes as photodetectors. The fabricated 32x32 TDCs/TACs arrays have a pitch of 50μm in both directions while the average power consumption is between 28mW and 300mW depending on the architectural choice. The TAC achieves a time resolution of 160ps on a 20-ns time range with a differential and integral non-linearity (DNL, INL) of 0.7LSB and 1.9LSB, respectively. The two TDCs have a 10-bit resolution with a minimum time resolution between 50ps and 119ps and a worst-case accuracy of ±0.5 LSB DNL and 2.4 LSB INL. An overview of the performance is given together with the analysis of the pros and cons for each architecture.

[1]  Edoardo Charbon,et al.  A 160x128 Single-Photon Image Sensor with On-Pixel 55ps 10b Time-to-Digital Converter , 2011 .

[2]  Edoardo Charbon,et al.  A 32x32-pixel array with in-pixel photon counting and arrival time measurement in the analog domain , 2009, 2009 Proceedings of ESSCIRC.

[3]  A. Abidi,et al.  A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  M. Gersbach,et al.  A parallel 32×32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology , 2009, 2009 Proceedings of ESSCIRC.

[5]  J.W. Haslett,et al.  A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[6]  Edoardo Charbon,et al.  A 160×128 single-photon image sensor with on-pixel 55ps 10b time-to-digital converter , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  R. Nutt.  Digital Time Intervalometer , 1968 .

[8]  E. Charbon,et al.  A Single Photon Avalanche Diode Implemented in 130-nm CMOS Technology , 2007, IEEE Journal of Selected Topics in Quantum Electronics.

[9]  Edoardo Charbon,et al.  A 32×32 50ps resolution 10 bit time to digital converter array in 130nm CMOS for time correlated imaging , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[10]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[11]  Poki Chen,et al.  A Low-Cost Low-Power CMOS Time-to-Digital Converter Based on Pulse Stretching , 2006, IEEE Transactions on Nuclear Science.

[12]  David Stoppa,et al.  A CMOS 3-D Imager Based on Single Photon Avalanche Diode , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  R. Henderson,et al.  Edinburgh Research Explorer A Low Dark Count Single Photon Avalanche Diode Structure Compatible with Standard Nanometer Scale CMOS Technology , 2009 .

[14]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.