VLSI Implementation of Area Efficient Fast Parallel Fir Digital Filters Based On Fast Fir Algorithm

[1]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[2]  Keshab K. Parhi,et al.  Low- Cost Parallel FIR Filter Structures With 2-Stage Parallelism , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Keshab K. Parhi,et al.  Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design , 2002, EURASIP J. Adv. Signal Process..

[4]  Ken Choi,et al.  Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Keshab K. Parhi,et al.  Hardware efficient fast parallel FIR filter structures based on iterated short convolution , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  A. Prasad Vinod,et al.  A Greedy Common Subexpression Elimination Algorithm for Implementing FIR Filters , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  Andrew G. Dempster,et al.  Designing multiplier blocks with low logic depth , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Keshab K. Parhi,et al.  Low-Area/Power Parallel FIR Digital Filter Implementations , 1997, J. VLSI Signal Process..

[9]  José I. Acha.  Computational structures for fast implementation of L-path and L-block digital filters , 1989 .

[10]  Pierre Duhamel,et al.  Short-length FIR filters and their use in fast nonrecursive filtering , 1991, IEEE Trans. Signal Process..