A 6Gb/s/pin pseudo-differential signaling using common-mode noise rejection techniques without reference signal for DRAM interfaces

Differential signaling is effective in suppressing common-mode noise in parallel links as well as in high-speed serial links. However, differential signaling is not cost effective for DRAM interfaces because the I/O-pin count is a significant portion of the chip cost. Since differential signaling requires 2n pins and channels to transmit n bits of data, the data rate must be doubled compared to single-ended signaling to accomplish the same per-pin data rate. However, ISI due to channel-bandwidth limits and technology limits degrade the performance [1]. Although single-ended signaling achieves a higher data rate per pin, two major problems limit increases of the data rate: reference ambiguity and power-supply fluctuation [2]. Several works are reported to solve the problems of single-ended signaling [3–7]. However, the skew between encoder outputs in [3] and receiver outputs in [4,5] degrades the performance of transceivers and the signaling in [6,7] keeps the reference signal. We describe pseudo-differential signaling schemes for DRAM interfaces that minimize the skew between data and suppress common-mode noise. The chip is implemented in a 0.13µm process and occupies 2.7×2.3mm2 and the active area is 1.0×0.3mm2.

[1]  Woo-Jin Lee,et al.  An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion , 2008, IEEE Journal of Solid-State Circuits.

[2]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[4]  Won Namgoong,et al.  A Low Power 4.2Gb/s/pin Parallel Link Using Three-Level Differential Encoding , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[5]  Jae-Hyung Lee,et al.  A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  L. Tison.  A.S.H. , 1959, The Journal of the Royal College of General Practitioners.

[7]  Tao Wang,et al.  A new current-mode incremental signaling scheme with applications to Gb/s parallel links , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Anthony Chan Carusone,et al.  Differential signaling with a reduced number of signal paths , 2001 .

[9]  Won Namgoong,et al.  Multilevel differential encoding with precentering for high-speed parallel link transceiver , 2005, IEEE Journal of Solid-State Circuits.

[10]  Jae-Yoon Sim,et al.  A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.