论文信息 - Low Power Methodologies for GaAs Asynchronous Systems

Low Power Methodologies for GaAs Asynchronous Systems

Event Driven Logic is a means of control path implementation for asynchronous digital circuits. This paper presents efficient Gallium Arsenide implementations of the fundamental EDL gates using newly introduced, GaAs pseudo-dynamic latched logic family (PDLL) primitives. The circuits are characterised by very high speed and lower power dissipation compared to their DCFL counterparts.

Roberto Sarmiento | Kamran Eshraghian | Stefan Lachowicz | Jose Fco. Lopez | Hans Jörg Pfleiderer

[1] Lihua Xie,et al. On designing controllers for a class of uncertain sampled-data nonlinear systems , 1993 .

[2] Gilbert Wolrich,et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .

[3] Roberto Sarmiento,et al. Gallium arsenide pseudo-dynamic latched logic , 1996 .

[4] N. R. Poole. Self-timed logic circuits , 1994 .

[5] D. A. Pucknell. Event-driven logic (EDL) approach to digital systems representation and related design processes , 1993 .

[6] Pedro P. Carballo,et al. Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation , 1991 .