Low-power hardware implementation of movement decoding for brain computer interface with reduced-resolution discrete cosine transform

This paper describes a low-power hardware implementation for movement decoding of brain computer interface. Our proposed hardware design is facilitated by two novel ideas: (i) an efficient feature extraction method based on reduced-resolution discrete cosine transform (DCT), and (ii) a new hardware architecture of dual look-up table to perform discrete cosine transform without explicit multiplication. The proposed hardware implementation has been validated for movement decoding of electrocorticography (ECoG) signal by using a Xilinx FPGA Zynq-7000 board. It achieves more than 56× energy reduction over a reference design using band-pass filters for feature extraction.

[1]  Sheng-Fu Liang,et al.  A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control , 2013, IEEE Journal of Solid-State Circuits.

[2]  Jianqin Zhou,et al.  On discrete cosine transform , 2011, ArXiv.

[3]  Jerald Yoo,et al.  A 1.83µJ/classification nonlinear support-vector-machine-based patient-specific seizure classification SoC , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Naveen Verma,et al.  A Low-Power Processor With Configurable Embedded Machine-Learning Accelerators for High-Order and Adaptive Analysis of Medical-Sensor Signals , 2013, IEEE Journal of Solid-State Circuits.

[5]  Radford M. Neal.  Pattern Recognition and Machine Learning , 2007, Technometrics.

[6]  Robin C. Ashmore,et al.  An Electrocorticographic Brain Interface in an Individual with Tetraplegia , 2013, PloS one.

[7]  R. H. Baker,et al.  International Solid-State Circuits Conference , 1968 .

[8]  John P. Donoghue,et al.  Bridging the Brain to the World: A Perspective on Neural Interface Systems , 2008, Neuron.

[9]  Andrew B. Schwartz,et al.  Brain-Controlled Interfaces: Movement Restoration with Neural Prosthetics , 2006, Neuron.

[10]  Miguel A. L. Nicolelis,et al.  Brain–machine interfaces: past, present and future , 2006, Trends in Neurosciences.

[11]  Anantha Chandrakasan,et al.  An 8-Channel Scalable EEG Acquisition SoC With Patient-Specific Seizure Classification and Recording Processor , 2013, IEEE Journal of Solid-State Circuits.

[12]  Gert Pfurtscheller,et al.  Motor imagery and direct brain-computer communication , 2001, Proc. IEEE.

[13]  Gerwin Schalk,et al.  A brain–computer interface using electrocorticographic signals in humans , 2004, Journal of neural engineering.

[14]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .