A Predictive Model for Cache-Based Side Channels in Multicore and Multithreaded Microprocessors
暂无分享,去创建一个
Nael B. Abu-Ghazaleh | Dmitry V. Ponomarev | Leonid Domnitser | N. Abu-Ghazaleh | D. Ponomarev | Leonid Domnitser
[1] Dan Page,et al. Partitioned Cache Architecture as a Side-Channel Defence Mechanism , 2005, IACR Cryptology ePrint Archive.
[2] Ruby B. Lee,et al. A novel cache architecture with enhanced performance and security , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[3] Jean-Pierre Seifert,et al. Software mitigations to hedge AES against cache-based software side channel vulnerabilities , 2006, IACR Cryptol. ePrint Arch..
[4] Anne Canteaut,et al. Understanding cache attacks , 2006 .
[5] Tor Helleseth,et al. Advances in Cryptology — EUROCRYPT ’93 , 2001, Lecture Notes in Computer Science.
[6] Jean-Pierre Seifert,et al. Hardware-software integrated approaches to defend against software cache-based side channel attacks , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[7] Silvio Micali,et al. Physically Observable Cryptography (Extended Abstract) , 2004, TCC.
[8] Adi Shamir,et al. Efficient Cache Attacks on AES, and Countermeasures , 2010, Journal of Cryptology.
[9] Moti Yung,et al. A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks (extended version) , 2009, IACR Cryptol. ePrint Arch..
[10] Vincent Rijmen,et al. The Design of Rijndael , 2002, Information Security and Cryptography.
[11] Henk L. Muller,et al. Random Register Renaming to Foil DPA , 2001, CHES.
[12] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[13] Adi Shamir,et al. Cache Attacks and Countermeasures: The Case of AES , 2006, CT-RSA.
[14] Dean M. Tullsen,et al. Simultaneous multithreading: Maximizing on-chip parallelism , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[15] Ruby B. Lee,et al. New cache designs for thwarting software cache-based side channel attacks , 2007, ISCA '07.
[16] Vincent Rijmen,et al. The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .
[17] David A. Basin,et al. An information-theoretic model for adaptive side-channel attacks , 2007, CCS '07.
[18] Mitsuru Matsui,et al. Linear Cryptanalysis Method for DES Cipher , 1994, EUROCRYPT.
[19] Joseph Bonneau,et al. Cache-Collision Timing Attacks Against AES , 2006, CHES.
[20] Eli Biham,et al. Differential cryptanalysis of DES-like cryptosystems , 1990, Journal of Cryptology.
[21] Eric Peeters,et al. Towards Security Limits in Side-Channel Attacks , 2006, CHES.
[22] Louis Goubin,et al. DES and Differential Power Analysis (The "Duplication" Method) , 1999, CHES.
[23] Mitsuru Matsui,et al. Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop, Yokohama, Japan, October 10-13, 2006, Proceedings , 2006, CHES.
[24] Eric Peeters,et al. Towards security limits in side-channel attacks (with an application to block ciphers) , 2006 .
[25] V. Sundaram,et al. Packaging of multi-core microprocessors: tradeoffs and potential solutions , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..
[26] L. Goubin,et al. DES and Differential Power Analysis , 1999 .