Advanced synchronisation and decoding in RFID reader receivers

This paper focuses on one of the major challenges in RFID reader receivers, namely the data synchronisation and decoding at the RFID reader. According to the most widely used RFID standards, the data rate in RFID tag to reader communications is subject to variations within more than one decade, and may deviate from its nominal frequency up to 22%. This results in strong difficulties in synchronising and decoding this data at the receiver of the RFID reader. In order to achieve synchronisation and decoding, a sophisticated algorithm based on correlations is presented. The algorithm is optimised in terms of resource consumption to be processed on an FPGA or ASIC. Implementation details are presented as well as measurements, showing the performance of the receiver.

[1]  Chenling Huang,et al.  Digital Correlation Demodulator Design for RFID Reader Receiver , 2007, 2007 IEEE Wireless Communications and Networking Conference.

[2]  Christoph Angerer.  A digital receiver architecture for RFID readers , 2008, 2008 International Symposium on Industrial Embedded Systems.

[3]  Robert Langwieser,et al.  A Modular UHF Reader Frontend for a Flexible RFID Testbed , 2008 .

[4]  Chenling Huang,et al.  A New Architecture of UHF RFID Digital Receiver for SoC Implementation , 2007, 2007 IEEE Wireless Communications and Networking Conference.

[5]  Markus Rupp,et al.  A flexible dual frequency testbed for RFID , 2008, TRIDENTCOM.

[6]  Armin Wittneben,et al.  Robust signal detection in passive RFID systems , 2007 .

[7]  Chenling Huang,et al.  A New Method of Synchronization for RFID Digital Receivers , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.