Field-Programmable Wiring Systems This paper discusses concepts of adaptive wiring manifolds, in which soft-configured wires can be formed ''on demand'' to form dedicated conductive pathways that can connect many points within an embedded system.

Field-programmable wiring systems refer to methods and hardware that can maintain the interconnection of components of different types. Generally, field-programma- ble wiring systems support the use of multidomain fabrics that can be used to route analog, power, digital signals, optical, microwave signals, etc. This paper reviews fundamental con- cepts associated with the practical implementation of field- programmable wiring systems. The paper also provides different implementation examples and discusses a list of chal- lenges and recommendations for future work in this area.

[1]  Jarrod A. Roy,et al.  Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Malgorzata Marek-Sadowska,et al.  Graph based analysis of 2-D FPGA routing , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  André DeHon,et al.  Unifying mesh- and tree-based programmable interconnect , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yuebing Jiang,et al.  Scalable Open-Source Architecture for Real-Time Monitoring of Adaptive Wiring Panels , 2014, J. Aerosp. Inf. Syst..

[5]  Abdel Ejnioui,et al.  Multiterminal net routing for partial crossbar-based multi-FPGA systems , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Chang-Jin Kim,et al.  A Liquid-Metal RF MEMS Switch with DC-to-40 GHz Performance , 2009, 2009 IEEE 22nd International Conference on Micro Electro Mechanical Systems.

[7]  G. Whitesides,et al.  Fabrication of a configurable, single-use microfluidic device. , 2001, Analytical chemistry.

[8]  R.R. Mansour,et al.  Thermally Actuated Latching RF MEMS Switch and Its Characteristics , 2009, IEEE Transactions on Microwave Theory and Techniques.

[9]  J. Houston,et al.  A single asperity study of Au/Au electrical contacts , 2003 .

[10]  John Wawrzynek,et al.  The SFRA: a corner-turn FPGA architecture , 2004, FPGA '04.

[11]  Donald C. Fronterhouse,et al.  Pnpsat-2 SPA Technology Testbed initial results and development status , 2010, 2010 IEEE Aerospace Conference.

[12]  Daniel Llamocca,et al.  A Dynamically Reconfigurable Pixel Processor System Based on Power/Energy-Performance-Accuracy Optimization , 2013, IEEE Transactions on Circuits and Systems for Video Technology.

[13]  David M. Lewis,et al.  Routing architectures for hierarchical field programmable gate arrays , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[14]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[15]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[16]  R.A. Arce-Nazario,et al.  An assessment of high-level partitioning techniques for implementing discrete signal transforms on distributed hardware architectures , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[17]  Gabriel Robins,et al.  New performance-driven FPGA routing algorithms , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Michal Pioro,et al.  SNDlib 1.0—Survivable Network Design Library , 2010 .

[19]  W.C. Boncyk.  Developing a Distributed Power and Grounding Architecture for PnPSat , 2008, 2008 IEEE Aerospace Conference.

[20]  Yoji Kajitani,et al.  Design of minimum and uniform bipartites for optimum connection blocks of FPGA , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Charles E. Leiserson,et al.  Algorithms for routing and testing routability of planar VLSI layouts , 1985, STOC '85.

[22]  James Lyke,et al.  Plug-and-play Satellite (PnPSat) , 2007 .

[23]  Yao-Wen Chang,et al.  BioRoute: A Network-Flow-Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Xin-She Yang,et al.  Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.

[26]  Ryan B Abbott.  Adaptive computer systems , 2002, Proceedings, IEEE Aerospace Conference.

[27]  Robert W. Brodersen,et al.  Rapid design and analysis of communication systems using the BEE hardware emulation environment , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[28]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Edmund Ihler,et al.  Class Steiner Trees and VLSI-design , 1999, Discret. Appl. Math..

[30]  Eugene Fosness,et al.  Recent advances in multi-functional structures , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[31]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[32]  Jason Cong,et al.  Optimality Study of Logic Synthesis for LUT-Based FPGAs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Kenji Kise,et al.  flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[34]  Sanjay Ghemawat,et al.  MapReduce: Simplified Data Processing on Large Clusters , 2004, OSDI.

[35]  Vikram Pasham,et al.  Field programmable multi chip modules using programmable laser interconnects , 1999, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246).

[36]  Seong-I Lei,et al.  Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[37]  Malgorzata Marek-Sadowska,et al.  Not necessarily more switches more routability [sic.] , 1997, ASP-DAC.

[38]  M. Wale.  Self aligned, flip chip assembly of photonic devices with electrical and optical connections , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[39]  Victor Murray,et al.  Cell-Based Architecture for Reconfigurable Wiring Manifolds , 2010 .

[40]  David S. Johnson,et al.  The Rectilinear Steiner Tree Problem is NP Complete , 1977, SIAM Journal of Applied Mathematics.

[41]  J.U. Bu,et al.  Micromachined RF MEMS tunable capacitors using piezoelectric actuators , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[42]  Carl Ebeling,et al.  Mesh routing topologies for multi-FPGA systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[43]  Hiroshi Hosaka,et al.  Electromagnetic microrelays: concepts and fundamental characteristics , 1993, [1993] Proceedings IEEE Micro Electro Mechanical Systems.

[44]  J. C. Lyke.  Plug-and-play satellites , 2012, IEEE Spectrum.

[45]  Malgorzata Marek-Sadowska,et al.  Interconnect complexity-aware FPGA placement using Rent's rule , 2001, SLIP '01.

[46]  Jeffrey H. Lang,et al.  An electrostatically-actuated MEMS switch for power applications , 2000, Proceedings IEEE Thirteenth Annual International Conference on Micro Electro Mechanical Systems (Cat. No.00CH36308).

[47]  Yuebing Jiang,et al.  Cell-Based Architecture for Adaptive Wiring Panels: A First Prototype , 2013, J. Aerosp. Inf. Syst..

[48]  Steven J. E. Wilton,et al.  Faster FPGA Debug: Efficiently Coupling Trace Instruments with User Circuitry , 2014, ARC.

[49]  Rob A. Rutenbar,et al.  FPGA routing and routability estimation via Boolean satisfiability , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[50]  F. Hwang,et al.  The Steiner Tree Problem , 2012 .

[51]  Kenichiro Suzuki.  Micro Electro Mechanical Systems (MEMS) Micro-Switches for Use in DC, RF, and Optical Applications , 2002 .