Programmable time-multiplexed switched-capacitor variable equalizer for arbitrary frequency response realizations

A time-multiplexed digitally-programmable switched-capacitor (SC) variable equalizer which allows the realization of arbitrary frequency responses is presented. The circuit performs the same operation as a cascade of N second-order programmable equalizers, where N is also the multiplexing order. Except the storing capacitors, the rest of the circuitry is shared for all individual equalizer functions (channels), resulting in silicon area savings higher than 60% with respect to a direct circuit implementation for N=4. The impact on circuit performance of crosstalk effects is discussed. Experimental results of a 3-V timesharing SC equalizer architecture fabricated in a CMOS 1.2 /spl mu/m technology are given for different values of the multiplexing order. The circuit has been designed to be incorporated in a programmable hearing aid device.

[1]  Gordon W. Roberts,et al.  Switched-capacitor realization of Nth-order transfer function using a single multiplexed op-amp , 1987 .

[2]  Chung-Yu Wu,et al.  Realizations of high-order switched-capacitor filters using multiplexing technique , 1994 .

[3]  J. S. Chang,et al.  A micropower-compatible time-multiplexed SC speech spectrum analyzer design , 1993 .

[4]  K. R. Laker,et al.  Parasitic insensitive, biphase switched capacitor filters realized with one operational amplifier per pole pair , 1982, The Bell System Technical Journal.

[5]  P. Bosshart A multiplexed switched capacitor filter bank , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Qiuting Huang A novel technique for the reduction of capacitance spread in high-Q SC circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[7]  Rinaldo Castello,et al.  A 500-nA sixth-order bandpass SC filter , 1990 .

[8]  Guido Torelli,et al.  VERDI: an acoustically programmable and adjustable CMOS mixed-mode signal processor for hearing aid applications , 1996 .

[9]  F. Montecchi Time-shared switched-capacitor ladder filters insensitive to parasitic effects , 1984 .

[10]  J. E. Glynn,et al.  Numerical Recipes: The Art of Scientific Computing , 1989 .

[11]  J. F. Duque-Carrillo Control of the common-mode component in CMOS continuous-time fully differential signal processing , 1993 .

[12]  S. C. Fang,et al.  SWITCAP: A switched-capacitor network analysis program part I: Basic features , 1983, IEEE Circuits & Systems Magazine.

[13]  Edgar Sanchez-Sinencio,et al.  Programmable switched-capacitor bump equalizer architecture , 1990 .

[14]  Germano Nicollini,et al.  A fully differential sample-and-hold circuit for high-speed applications , 1989 .

[15]  Qiuting Huang,et al.  A novel technique for the reduction of capacitance spread in high-Q SC circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[16]  D.J. Allstot Simplified MOS switched capacitor ladder filter structures , 1981, IEEE Journal of Solid-State Circuits.

[17]  M.N.S. Swamy,et al.  Parasitic- compensated single amplifier SC biquad equivalent to Fleischer - Laker SC biquad , 1986 .