8.6 A Highly Reconfigurable 40-97GS/s DAC and ADC with 40GHz AFE Bandwidth and Sub-35fJ/conv-step for 400Gb/s Coherent Optical Applications in 7nm FinFET

Low power digital signal processing (DSP) and optical integration have fueled the development of high-performance optical pluggable modules due to their deployment flexibility and network disaggregation. In addition, the rapid growth of new technologies such as 5G, cloud computing, IoT and AR/VR has prompted the demand for even higher data rates, requiring optical modules to scale beyond 400Gb/s while targeting the best possible tradeoff between power efficiency and reach. This necessitates more complex equalization schemes and coding techniques such as probabilistic shaping (PS) [1] and drives ever higher the specifications of analog building blocks. These requirements, as a result, constantly push the envelope of traditional analog-front-end (AFE) bandwidth and the rates of companion data converters such as DACs and ADCs to the technology limits, making it challenging to address a diversity of DSP modulation needs and oversampling rates while maintaining low power consumption. In this paper, we present an energy efficient optical transceiver fully integrated in a 400G coherent DSP chip using 4 reconfigurable 40-97GS/s 8b DACs and ADCs with a 40GHz AFE bandwidth, fabricated in a 7nm FinFET process.

[1]  Yusuf Leblebici,et al.  22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Heng Zhang,et al.  29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Alejandro Castrillón,et al.  First Real-Time Demonstration of Probabilistic Shaping 400G Transmission Enabling High-Performance Pluggable Module Applications , 2020, 2020 IEEE Photonics Conference (IPC).

[4]  Thomas Toifl,et al.  A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).