Power-efficient LDPC code decoder architecture
暂无分享,去创建一个
Nozomu Togawa | Satoshi Goto | Takeshi Ikenaga | Kazunori Shimizu | T. Ikenaga | S. Goto | N. Togawa | K. Shimizu
[1] D.J.C. MacKay,et al. Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.
[2] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[3] Keshab K. Parhi,et al. Overlapped message passing for quasi-cyclic low-density parity check codes , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Naresh R. Shanbhag,et al. Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.
[5] David J. C. MacKay,et al. Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.
[6] Jinghu Chen,et al. Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..
[7] Daniel J. Costello,et al. A construction for low density parity check convolutional codes based on quasi-cyclic block codes , 2002, Proceedings IEEE International Symposium on Information Theory,.