Under 0.5W 50Gb/s full-rate 4:1MUX and 1:4 DEMUX in 0.13/spl mu/m InP HEMT technology
暂无分享,去创建一个
T. Suzuki | Y. Nakasha | T. Takahashi | K. Makiyarna | T. Hirose | K. Sawada | M. Takikawa
[1] Lei Shan,et al. 50 Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] Alexander V. Rylyakov,et al. Demultiplexer for Serial Communication Systems , 2002 .
[3] Behzad Razavi,et al. A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .
[4] Y. Baeyens,et al. High-speed multiplexers: a 50 Gb/s 4:1 MUX in InP HBT technology , 1999, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 21st Annual. Technical Digest 1999 (Cat. No.99CH36369).
[5] J. Lee,et al. A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..