Clocking strategies and scannable latches for low power applications

This paper covers a range of issues in the design of clocking schemes for low-power applications. First we revisit, extend and improve the power-performance optimization methodology for latches, attempting to make it more formal and comprehensive. The data switching factor and the glitching activity are taken into consideration, using a formal analytical approach, then a notion of energy-efficient family of configurations is introduced to make the comparison of different latch styles in the power-performance space more fair, also the power of the clock distribution is taken into account. Practical issues of building a low overhead scan mechanism are considered, and the power overhead of the scannable design is analyzed. A low-power LSSD extension to single-phase latches is proposed, and results of a comparative study of LSSD-scannable latches are shown, supported by experimental data measured on a 0.18 /spl mu/m test chip.

[1]  N. Nedovic,et al.  Hybrid latch flip-flop with improved power efficiency , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[2]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[3]  V.G. Oklobdzija,et al.  Dynamic flip-flop with improved power , 2000, Proceedings 2000 International Conference on Computer Design.

[4]  Victor V. Zyuban,et al.  Application of STD to latch-power estimation , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Vladimir Stojanovic,et al.  A unified approach in the analysis of latches and flip-flops for low-power systems , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[6]  Jiing-Yuan Lin,et al.  A cell-based power estimation in CMOS combinational circuits , 1994, ICCAD.

[7]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[8]  Tomás Lang,et al.  Individual flip-flops with gated clocks for low power datapaths , 1997 .

[9]  Keshab K. Parhi,et al.  HEAT: hierarchical energy analysis tool , 1996, DAC '96.