Statistical Stability Characterization of Schmitt Trigger Based 10-T SRAM Cell Design

In this paper, stability analysis of conventional 6-T SRAM cell and Schmitt trigger (ST) based 10-T SRAM cell with optimized sizing parameters has been performed and compared. The read stability, write ability, delay and dissipated power have been investigated. By using N-curve methodology a significant improvement of 4.49%, 5.13% and 28.65% in SVNM, SINM and WTI respectively was observed for Schmitt trigger (ST) based 10-T SRAM cell as compared to optimized 6T SRAM cell. Furthermore, the effects of supply voltage and temperature on conventional 6T SRAM stability in read and write operational mode have also been examined. Furthermore, both read delay and read current were investigated for ST based 10-T SRAM cell and found in desirable limits. It is also interesting to note that read delay is improved by 66%. Monte-Carlo simulation of the ST based 10-T SRAM cell circuit is carried out in order to find the deviation for power and the read current. The read current of the 10T topology is found to be 29.97μA with standard deviation of 4.55μA. Mean dynamic power for all process corners is also calculated by monte-carlo simulation of 4000 point each and deviation from the mean power was obtained. For simulation process 90nm technology node at 1V power supply was used on cadence virtuoso tool.

[1]  Govind Prasad,et al.  Statistical analysis of low-power SRAM cell structure , 2015 .

[2]  Yong Li,et al.  Differential-read 8T SRAM cell with tunable access and pull-down transistors , 2012 .

[3]  Ashish Sachdeva,et al.  Implementation and analysis of power reduction techniques in charge transfer sense amplifier for sub 90nm SRAM , 2017, 2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[4]  Song Li,et al.  A Novel 8T SRAM Cell with Improved Read and Write Margins , 2015 .

[5]  Sakti Prasad Ghoshal,et al.  READ STABILITY AND POWER ANALYSIS OF A PROPOSED NOVEL 8 TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL IN 45 NM TECHNOLOGY , 2014 .

[6]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[7]  Neeta Pandey,et al.  A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Ashish Sachdeva,et al.  Investigations of various SRAM cell structures for leakage energy reduction , 2016, 2016 2nd International Conference on Communication Control and Intelligent Systems (CCIS).

[9]  Lex A. Akers,et al.  Threshold voltage models of short, narrow and small geometry MOSFET's: A review , 1982 .

[10]  Jasmine Kaur Gulati,et al.  Quantification of figures of merit of 7T and 8T SRAM cells in subthreshold region and their comparison with the conventional 6T SRAM cell , 2016, 2016 20th International Symposium on VLSI Design and Test (VDAT).

[11]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[12]  S. Roy,et al.  The impact of random doping effects on CMOS SRAM cell , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[13]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[14]  Vinay Tomar,et al.  Design of a Stable Low Power 11-T Static Random Access Memory Cell , 2020, J. Circuits Syst. Comput..

[15]  Yong Li,et al.  Single-ended, robust 8T SRAM cell for low-voltage operation , 2013, Microelectron. J..

[16]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[17]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[18]  Santosh Kumar Vishvakarma,et al.  Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.

[19]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[20]  Manish Goswami,et al.  Low power multi threshold 7T SRAM cell , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).

[22]  Mohamed I. Elmasry,et al.  Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique , 2002, DAC '02.

[23]  Binjie Cheng,et al.  Variability resilient low-power 7T-SRAM design for nano-scaled technologies , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[24]  A. Sil,et al.  A novel 8T SRAM cell with improved read-SNM , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.

[25]  Farshad Moradi,et al.  A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology , 2014, Microelectronics Journal.

[26]  Tsuyoshi Murata,et al.  {m , 1934, ACML.

[27]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Ching-Te Chuang,et al.  High-performance SRAM in nanoscale CMOS: Design challenges and techniques , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.