Sub-1V Oguey's Current Reference Without Resistance

The circuit proposed in this paper allows to generate a sub-1V 50 nA current reference. By changing the inversion mode of two transistors, the original Oguey's structure becomes compliant with ultra low voltage requirements, while preserving the topology inherent simplicity, guarantee of low cost. Furthermore, the use of EKV2.0 MOS model involves an inversion level free study. As a consequence, supply voltage and/or silicon area can be optimized unambiguously in regards to current target and technology. Simulation with a higher than 500 mV Vt technology, for an inversion level of only 2.78, gives a minimum supply voltage of 710 mV.

[1]  F. Guigues,et al.  Static Analog Design Methodology , 2006 .

[2]  H. Oguey,et al.  CMOS Current Reference without Resistance , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[3]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[4]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Francisco Serra-Graells,et al.  Sub-1-V CMOS proportional-to-absolute temperature references , 2003, IEEE J. Solid State Circuits.

[6]  Carlos Galup-Montoro,et al.  Design of an ultra-low-power current source , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[8]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .