DSP design protection in CE through algorithmic transformation based structural obfuscation

Structural obfuscation offers a means to effectively secure through obfuscation the contents of an intellectual property (IP) cores used in an electronic system-on-chip (SoC). In this work a novel structural obfuscation methodology for protecting a digital signal processor (DSP) IP core at the architectural synthesis design stage. The proposed approach specifically targets protection of IP cores that involve complex loops. Five different algorithmic level transformation techniques are employed: loop unrolling, loop invariant code motion, tree height reduction/increment, logic transformation and redundant operation removal. Each of these can yield camouflaged functionally equivalent designs. In addition, low cost obfuscated design is generated through proposed approach through the use of multi-stage algorithmic transformation and particle swarm optimization (PSO)-drive design space exploration (DSE). Results of proposed approach yielded an enhancement obfuscation of 22 % and reduction in obfuscated design cost of 55 % compared to similar prior art.

[1]  Keshab K. Parhi.  Verifying equivalence of digital signal processing circuits , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[2]  Peter Corcoran,et al.  User Authentication on Smartphones: Focusing on iris biometrics , 2016, IEEE Consumer Electronics Magazine.

[3]  Ze Zhao,et al.  Design and implementation of an ASIC-based sensor device for WSN applications , 2009, IEEE Transactions on Consumer Electronics.

[4]  Joseph Zambreno,et al.  Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.

[5]  Farinaz Koushanfar,et al.  Active Hardware Metering for Intellectual Property Protection and Security , 2007, USENIX Security Symposium.

[6]  Keshab K. Parhi,et al.  Obfuscating DSP Circuits via High-Level Transformations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Swarup Bhunia,et al.  HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Miroslav Popovic,et al.  Data flow CAD tool for firniware development and power consumption estimation in multi-core hearing aids , 2016, 2016 IEEE International Conference on Consumer Electronics (ICCE).

[9]  Anirban Sengupta.  Hardware Security of CE Devices [Hardware Matters] , 2017, IEEE Consumer Electronics Magazine.

[10]  Anirban Sengupta,et al.  TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level Synthesis , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Christof Paar,et al.  Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques , 2019, IEEE Transactions on Information Forensics and Security.

[12]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[13]  Anirban Sengupta,et al.  Intellectual Property Cores: Protection designs for CE products , 2016, IEEE Consumer Electronics Magazine.

[14]  Young-Hwan Park,et al.  Software-defined DVT-T2 demodulator using scalable DSP processors , 2013, IEEE Transactions on Consumer Electronics.

[15]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[16]  Yici Cai,et al.  Secure and low-overhead circuit obfuscation technique with multiplexers , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[17]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Farinaz Koushanfar.  Hardware Metering: A Survey , 2012 .

[19]  Miodrag Potkonjak,et al.  Computational forensic techniques for intellectual property protection , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Jiliang Zhang,et al.  A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[22]  Anirban Sengupta,et al.  Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesis , 2017, Future Gener. Comput. Syst..

[23]  Claudio Cubillos,et al.  Obfuscation procedure based in dead code insertion into crypter , 2016, 2016 6th International Conference on Computers Communications and Control (ICCCC).

[24]  Eduardo Juárez Martínez,et al.  A DVB-H receiver and gateway implementation on a FPGA- and DSP-based platform , 2011, IEEE Transactions on Consumer Electronics.

[25]  Anirban Sengupta,et al.  Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level Synthesis , 2016, IEEE Access.

[26]  Won Ryu,et al.  Home appliance control framework based on smart TV set-top box , 2015, IEEE Transactions on Consumer Electronics.

[27]  Saraju P. Mohanty.  GPU-CPU multi-core for real-time signal processing , 2009, 2009 Digest of Technical Papers International Conference on Consumer Electronics.

[28]  Peng Zhang,et al.  High efficiency VLSI implementation of an edge-directed video up-scaler using high level synthesis , 2015, 2015 IEEE International Conference on Consumer Electronics (ICCE).

[29]  Yannic Schröder,et al.  A privacy-preserving system architecture for applications raising the energy efficiency , 2016, 2016 IEEE 6th International Conference on Consumer Electronics - Berlin (ICCE-Berlin).

[30]  Miodrag Potkonjak,et al.  Computational forensic techniques for intellectual property protection , 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Jorge Guajardo,et al.  Brand and IP protection with physical unclonable functions , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[32]  Vyacheslav N. Yarmolik,et al.  Obfuscation as Intellectual Rights Protection in VHDL Language , 2007, 6th International Conference on Computer Information Systems and Industrial Management Applications (CISIM'07).