Finite State Machines and Field-Programmable Gate Arrays

The Chapter provides some basic information. Firstly, the language of GSA is introduced. Next, the connections are shown with GSAs and state transition graphs of both Mealy and Moore FSMs. Classical principles of FSM logic synthesis are discussed. The basic features of FPGA are analyzed. It is shown that embedded memory blocks allow implementing systems of regular Boolean functions. The modern design flow is analyzed targeting FPGA-based projects. Next, the basic problems of FSM design are considered. Different state assignment methods are analyzed, as well as the methods of functional decomposition. Next the issues are discussed connected with implementing FSM logic circuits with EMBs. The peculiarities of hybrid FPGAs are discussed last part of the Chapter.

[1]  Robert K. Brayton.  The future of logic synthesis and verification , 2001 .

[2]  A. Civit-Balcells,et al.  ROM-Based Finite State Machine Implementation in Low Cost FPGAs , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[3]  Ignacio Garcia-Vargas,et al.  ROM-based FSM implementation using input multiplexing in FPGA devices , 2004 .

[4]  Majid Ahmadi,et al.  A semi-Gray encoding algorithm for low-power state assignment , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Zainalabedin Navabi,et al.  Embedded Core Design with FPGAs , 2006 .

[6]  Frank Wannemaker.  Fundamentals Of Digital Logic With Verilog Design , 2016 .

[7]  Bernhard Eschermann,et al.  State assignment for hardwired VLSI control units , 1993, CSUR.

[8]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[9]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[10]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[11]  Valery Skylarov.  Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs , 2000 .

[12]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[13]  Christoph Scholl,et al.  Functional Decomposition With Application to FPGA Syn-thesis , 2001 .

[14]  P. Ashar,et al.  Sequential Logic Synthesis , 1991 .

[15]  Clive Maxfield,et al.  The Design Warrior's Guide to FPGAs: Devices, Tools and Flows , 2004 .

[16]  Stephen Dean Brown,et al.  The Hybrid Field-Programmable Architecture , 1999, IEEE Des. Test Comput..

[17]  Christoph Scholl.  Functional decomposition with applications to FPGA synthesis , 2001 .

[18]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[19]  C. Silvano,et al.  Low-power state assignment techniques for finite state machines , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[20]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[21]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[22]  Hana Kubatova.  Finite State Machine Implementation in FPGAs , 2005 .

[23]  Clive Maxfield.  FPGAs: Instant Access , 2008 .

[24]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[25]  Mariusz Rawski,et al.  The Influence of Functional Decomposition on Modern Digital Design Process , 2005 .

[26]  Sungju Park,et al.  A now state assignment technique for testing and low power , 2004, Proceedings. 41st Design Automation Conference, 2004..

[27]  Samary I. Baranov.  Logic Synthesis for Control Automata , 1994 .

[28]  IV Jesse H. Jenkins.  Designing with FPGAs and CPLDs , 1994 .

[29]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[30]  Ian Elliott,et al.  FSM-Based Digital Design Using Verilog HDL: Minns/FSM-Based Digital Design Using Verilog HDL , 2008 .

[31]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with VHDL Design , 2008 .

[32]  Russell Tessier,et al.  Area-Optimized Technology Mapping for Hybrid FPGAs , 2000, FPL.

[33]  Luca Benini,et al.  State assignment for low power dissipation , 1995 .

[34]  Tiziano Villa,et al.  Synthesis of Finite State Machines: Functional Optimization , 2010 .

[35]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[36]  Sadiq M. Sait,et al.  Finite state machine state assignment for area and power minimization , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[37]  Ian Elliott,et al.  FSM-based Digital Design using Verilog HDL , 2008 .

[38]  Russell Tessier,et al.  Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[40]  Nadine Gottschalk,et al.  Vlsi Physical Design From Graph Partitioning To Timing Closure , 2016 .

[41]  Reiner Kolla,et al.  Spanning tree based state encoding for low power dissipation , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[42]  Kaushik Roy,et al.  SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[43]  Sunil Kr Singh.  Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA , 2012 .